Giga-hertz CMOS voltage controlled oscillators. by Leung, Lai-Kan. & Chinese University of Hong Kong Graduate School. Division of Electronic Engineering.
Giga-Hertz CMOS 
Voltage Controlled Oscillators 
LEUNG Lai-Kan 
A Thesis Submitted in Partial Fulfillment of the Requirements 
for the Degree of Master of Philosophy 
in 
ELECTRONIC ENGINEERING 
©THE CHINESE UNIVERSITY OF HONG KONG 
JUNE 2001 
The Chinese University of Hong Kong holds the copyright of this thesis. Any 
person(s) intending to use a part or whole of the materials in the thesis in a proposed 
publication must seek copyright release from the Dean of the Graduate School. 
i 
Z^v/^統系贫書圖、 f/ -—•—— ,��、：、 
F( I « 鄉 21 
\成 UW丨 v/ERGiFY 及 
Abstract 
Abstract of thesis entitled: 
Giga-Hertz CMOS Voltage Controlled Oscillator 
Submitted by LEUNG Lai Kan 
for the degree of Master of Philosophy 
in Electronic Engineering 
at The Chinese University of Hong Kong 
in June 2001. 
The demand for wireless communication systems with the features of lower cost, 
smaller size and lower weight is increasing. Realizing these systems in a single chip 
using CMOS technology arouses much attention in recent years. In these systems, 
voltage controlled oscillator is one of the most crucial building blocks. This project 
aims to investigate the feasibility of implementing Giga-Hertz CMOS voltage 
controlled oscillators for RF wireless communication systems. 
Three voltage controlled oscillators are designed. They are the injection-locked 
oscillator, the LC differential VCO and the LC quadrature VCO. The prototypes are 
fabricated in a triple-metal, 0.6|am CMOS technology. One of the main advantages of 
the injection-locked oscillator is wide tuning range, starting from 231 MHz to 
922MHz when operating with a supply voltage of 3.3V. The LC differential VCO can 
operate with a supply voltage as low as 1.3V and consumes less than 13.35mW when 
operating at 1.56GHz with a tuning range of ±50MHz. By using the cross-coupled 
pair as the isolation for the coupling transistors, the LC quadrature VCO has the 
advantage of generating quadrature outputs with very low phase noise. The measured 
phase noise can be as low as -125.35 dBc/Hz at an offset frequency of 600kHz from 
a carrier of 1.5GHz. 
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Chapter 1 Introduction 
Chapter 1 Introduction 
1.1 Overview 
In recent years, CMOS technology arouses much attention in the field of wireless 
communication. Low cost, low power and high level of integration may suffice to 
explain the popularity of CMOS RF devices. Besides, there are constant 
breakthroughs in modem CMOS technologies, which include 
1. Scaling down of the size of CMOS devices. 
2. Reduction of device noise figure. 
3. New topologies of passive elements, e.g., lateral flux capacitor, varactor with 
an accumulation-mode structure, PGS inductor. 
4. The increase in the number of levels of the interconnection which elongates 
the distance of the components to the substrate and, therefore, reduces 
conductor loss. 
5. Better understanding of noise and operation of CMOS devices at high 
frequency. 
These breakthroughs arouse attention of CMOS technologies in RF wireless 
communication, which is traditionally dominated by bipolar and GaAs technologies. 
With the help of these breakthroughs and the increasing need of implementing future 
cellular phones in CMOS, there is an urgent demand for a fully integrated CMOS 
transceiver. One of the most critical building blocks of a transceiver is the voltage 
controlled oscillator. Voltage-controlled oscillator is usually integrated with other 
components into a frequency synthesizer, which is preferred to be used as an internal 
local oscillator in a fully integrated transceiver. Figure 1.1 is an example of the 
receiver section of a transceiver. It is called a direct conversion receiver, which is a 
1 
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topology commonly found in integrated CMOS transceivers. It is worth noting that a 
frequency synthesizer is embedded as the local oscillator. Figure 1.2 is an example of 
a frequency synthesizer. It is called a charge-pump phase locked loop. A voltage 
controlled oscillator is an indispensable block of this PLL. 




一 — Synthesizer 
丄Q l �  
^ ^ ^ • Q Channel 
Figure 1.1 Block diagram of an example of a receiver 
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Figure 1.2 Charge-pump PLL 
1.2 Objectives 
In this project, the feasibility of implementing voltage controlled oscillator in 
standard commercial CMOS process is demonstrated. This is the first step of 
building a fully integrated CMOS transceiver. After the successful implementation of 
the voltage controlled oscillator, other blocks of a transceiver, e.g., the mixer, the low 
nosie amplifier, fitlers and power amplifier will all be integrated onto the same chip. 
The following are the design criteria for such a voltage controlled oscillator: 
• Operating in the 900MHz to 1.8 GHz frequency spectrum - commercially 
2 
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available wireless communication standards, like GSM and DCS, require a local 
oscillator operating around either 900MHz or 1.8GHz since these frequency 
regions have better propagation characteristics and larger available bandwidth. 
• Controllable operating frequency - The afore-mentioned wireless 
communication standard requires different numbers of channels in the transmit 
and the receive bands. This calls for a local oscillator tunable within a specific 
frequency range in order to switch between these channels. The control can be 
either analog or digital. 
• Monolithic - All components are to be integrated onto a single die. This 
integration reduces production cost since integration minimizes the number of 
pins. This facilitates cheaper packaging and allows for mass volume production. 
• Reasonable power consumption - In modem wireless communication systems, 
cost is a very important factor that determines its competitiveness. Low power 
consumption means longer battery life and therefore lower maintenance cost. 
• Low supply voltage - With the advancement of CMOS technology, modem 
digital circuits can function at lower supply voltage. Thus, in order to 
implement a fully integrated transceiver, it is also preferable to operate its 
analog section at lower supply voltage for lower power consumption. 
• Low phase noise - Noise appears in an oscillator as phase noise. The effect of 
phase noise in RF communication systems can be disastrous. The effect of 
"reciprocal mixing" corrupts the information carried by the wanted signal, as 
shown in Figure 1.3. 
Examples of publications on the design of Giga-Hertz CMOS VCO are listed in 
Table 1.1. They can be used as guidelines for designing the VCO in this project. 
3 
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Figure 1.3 Effect of reciprocal mixing 
Technology Supply Power fo Tuning 
Author PN (dBc/Hz) Year 
(all in CMOS) Voltage(V) (mW) (GHZ) Range 
Chih-Ming Hung' O.S i^m 3 66 1.24 -125dBc/Hz@600kHz 10% March, 1999 
Andreani，P.2 O.Sfim 2.5 17.5 2.4 -118dBc/Hz@lMHz 15% June, 1999 
Jae Joon Kim' 0.6fim 2.5 13 0.9 -132dBc/Hz@600kHz 10% Feb. 2000 
Hajimiri,A.4 0.35nm 2.5 10 2.03 -117dBc/Hz@600kHz 26% May,2000 
Andreani，P.5 0.6nm 2.7 7 1.8 -137dBc/Hz@3MHz 11% May,2000 
Table 1.1 Examples of publications on giga-hertz CMOS oscillators 
1 -3 Thesis Organization 
Two main classes of voltage controlled oscillators are investigated in this project. 
They are the ring oscillators and the tuned oscillators. This thesis is divided into 10 
chapters. It starts with an introduction on the fundamentals of oscillators in Chapter 2. 
Clear definition of technical terms will be given here. The background theory of the 
building blocks in a voltage controlled oscillator will be explained. Chapter 3 
discusses the detailed design and implementation of the CMOS injection locked 
oscillator. In Chapter 4. the operational principle and the design methodology of an 
4 
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LC differential VCO will be given. LC quadrature oscillators will be discussed in 
Chapter 5. A novel LC quadrature oscillators with lower phase noise will be 
introduced. Analysis of the oscillators will be thoroughly investigated in this chapter. 
Chapter 6 discusses the layout issues, which are take into account in this project. All 
the measurement of the circuits designed in this project will be given in Chapter 7. 
Finally, Chapter 8 gives a concise conclusion about the research completed and the 
contribution in this project. The appendix and bibliography are put in Chapter 9 and 
10 respectively. 
5 
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Chapter 2 Fundamentals of Voltage 
Controlled Oscillators 
2.1 Definition of Commonly Used Figures 
of Merit 
2.1.1 Cutoff frequency^ 
One important figure of merit that is usually used to represent the 
high-frequency performance is 晰.This is the frequency at which the current is 
extrapolated to fall to unity. It assumes that the drain is terminated in a short circuit 
while the gate is driven by an ideal current source, as shown in Figure 2.1. 
io  
^ 
M I — 
Figure 2.1 Measurement of the cutoff frequency 
In saturation, 
cr 1 [ J ~ 
Q ) t = ^ ^ — — — 0 C - , (2.1) 
COT will be high with a high current even with moderately short channel. 
However, high frequency operation and low power consumption are required in the 
6 
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applications of modern wireless communications. Therefore, gate length of a 
MOSFET is one of the most important factors that determines the performance of the 
MOSFET at high frequency and thus, a short channel MOSFET is required. 
With the advances in the CMOS technology, the cutoff frequency for 0.25|Lim 
processes is over 40GHz/ and it is 150GHz for 0.1|Lim technology^ By simulation, 
the fr of the CMOS 0.6|im process used in this project is plotted against the 
gate-source overdrive in Figure 2.3. Note that fr is at least around 10 times that of the 
frequency at which the devices operate in this project. Therefore, this technology is 
suitable for GHz frequency application. 
< 
Inductor with very large • 
inductance 广 ^  , 
I 宁 
Figure 2.2 Setup for the simulation of the cutoff frequency 
10 
x10 
1.6 I 1 1 1 1  
_ 
0.9 I i i i i  
1 1.2 1.4 1.6 1.8 2 
V g s � 
Figure 2.3 A plot of cutoff frequency versus gate-source overdrive 
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2.1.2 Center Frequency 
This is the output frequency, usually abbreviated as fo, of a voltage controlled 
oscillator with its tuning voltage at its center value. Its unit is Hz. Sometimes, its 
angular equivalent, coo, which is equal to 2nfo, is used. Its unit is rad/sec. 
2.1.3 Tuning Range 
This is the range of the output frequency of a voltage controlled oscillator over 
the full range of the tuning voltage. 
2.1漏4 Tuning Sensitivity 
This is the change of the output frequency per unit change in the tuning voltage. 
Its unit is Hz/V. The relationship between the tuning voltage and the output 
frequency of a voltage controlled may, sometimes, be nonlinear. In that case, the 
minimum and the maximum values are given. 
2.1.5 Output Power 
This is the power an oscillator can deliver to a particular load. The input 
impedance of most RF systems is 50Q. Output power is, therefore, expressed in dBm 
referred to 50Q. dBm is a power unit. It is given by, 
… f Power) 
dBm = 10log (2.2) 
ImW J 
For example, if the output power of an oscillator，measured by a spectrum 
analyzer with 50Q input impedance, is OdBm, the output power expressed in Watts 
W i s , 
8 
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尸 • • ) = l x l O - 3 x l o g - 1 � —例 、 
、 10 y 
f ()\ 
=1x10"'X l o g - ' — 
U o j 
=\mW 
Since, 
Power{w) = ^ (2.3) 
This implies that the output voltage of the oscillator can be expressed as, 
2.1.6 Power Consumption 
The DC power drawn from the power supply. Its unit is Watts (W). 
2.1.7 Supply Pulling 
This describes the sensitivity of the output frequency of a voltage controlled 
oscillator to the change in the supply voltage. It is desirable that the output frequency 
of a voltage controlled oscillator is constant. 
2.2 Phase Noise 
2.2.1 Definition of Phase Noise 
Phase noise is a measure of the spectral purity of a signal. The output of a 
voltage controlled oscillator can be expressed as, 
x(t) = Acos[coJ + (l)^(t)] (2 
where (/>n(t) is a small random excess phase. 
For small (j)n(t), the output becomes, 
9 
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x(t) = A COS CO J {t)smcoJ (2.5) 
This implies that the small random excess phase is converted to sidebands in the 
frequency spectrum. This is graphically represented in Figure 2.4. In conclusion, 
noise sources cause deviation in the phase of a signal resulting in a frequency 
spectrum with noise sidebands, but not a single, pure tone. 
J < + small random / | 1 
excess phase / ‘ \ 
• ‘ • 
CO^  CO CO^  CO c ^ 
Figure 2.4 Graphical representation of phase noise 
Phase noise, usually expressed as L{fm}, is the ratio of the power in a IHz 
bandwidth at offset frequency fm away from the carrier, to the power in the carrier 
itself, i.e. 
L^ j \ = noise power in IHz BW at / � + 人 ( 2 � 
m total carrier power 
It is a power ratio and usually expressed in dBc/Hz, which can be obtained by 
using this conversion, 
L f f m } (dBc/Hz) = 10logio(Lj(fm)) ( 2 .7 ) 
Figure 2.5 is a typical plot of phase noise of an oscillator. At s m a l l t h e phase 
noise has a slope of -30dB/decade. This vicinity is called the � region. At larger 
fm, the slope decreases to -20 dB/decade. Similarly, such vicinity is called the � 
f 
region. The dominant noise source associated with the • region is the flicker 
10 
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noise due to the active devices in the circuits, whereas, the dominant noise associated 




Figure 2.5 Atypical plot of single sideband phase noise in log scale 
When measuring the phase noise of a signal, it is usually assumes that the 
frequency spectrum of the signal is symmetric, i.e. the sidebands besides the center 
frequency is symmetrical. This implies that the signal only has phase noise but no 
amplitude noise. Since the signal is symmetric, it is sufficient to measure only one of 
the sideband. The phase noise measured in this way is called the single sideband 
phase noise. (For the sake of simplicity, “single sideband phase noise “ is 
abbreviated as “phase noise ” in the remaining sections.) Signals with asymmetric 
spectrum have a combination of amplitude and phase noise, and it is necessary to 
remove the amplitude noise before measuring L/fn). 
2.2.2 Phase Noise Specification 
Examples of the commercial specification are listed in Table 2.1. The phase 
noise requirement for some specifications, e.g. GSM, is tougher at closer offset from 
the carrier. Owing to the inherent limitations of on-chip oscillator, it is still difficult 
11 
Chapter 2 Fundamentals of Voltage Controlled Oscillators 
to meet all these phase noise requirements. Therefore, the phase noise requirement at 
an offset and 600kHz is usually used to compare the phase noise performance of the 
oscillators. 
Offset from Carrier Phase noise required for 
DCS-1800  
600 kHz -119dBc/Hz  
1.6 MHz -129 dBc/Hz  
3 MHz -136 dBc/Hz  
Table 2.1 Phase noise specification for DCS-1800^ 
2.2.3 Leeson's formula 
Leeson's formula is one of the most common estimation for phase no i se� .I t is 
given by, 
剩 = 丄 丫 + I ] [ i + 1] (2.8) 
八 7 2 C 4Q\Aco) LAci^ � 
where 
• F is an empirical parameter and is related to the noise figure at the output 
• C is the output power of the oscillator 
• Q is the quality factor of the resonator 
• coo is the oscillation frequency 
• Acois the offset frequency 
• cOc is the 1/f noise corner of the amplifier 
The equivalent output noise voltage can be used to estimate the value of the 
factor F, which can be expressed as, 
V". 
F = (2 .9) 
kTRp 乂 乂 
Unfortunately, this parameter is generally difficult to calculate accurately before 
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measured data is available. 
2.2.4 Models developed by J. Cranincks and M. Steyaert^^ 
This is another popular model for predicting phase noise. By using this model, 
the phase noise of an oscillator can be expressed as, 
Z { A 6 > } = 1 0 1 o g ^ — — ( 2 . 1 0 ) 
i I L K J / 2 \[ACO) 
where A is an empirical fitting parameter. 
However, it is still not clear how to calculate the parameter A from circuit 
parameters. 
2.2.5 Linear Time-Variant Phase Noise Model 
Conventionally, an oscillator is recognized as a linear system during phase noise 
analysis. The linear model used cannot accurately describe the operation of the 
oscillators under all conditions since the amplitude of an oscillating signal does not 
increase unlimitedly. It is always limited by mechanisms, which are nonlinear in 
nature, in the components of the oscillator. Moreover, the parameters in the linear 
model, e.g. gm, are assumed to be constant during oscillation. However, as a matter of 
fact, the actual operation of an oscillatory system is time-varying and these 
parameters vary as the bias point changes during oscillation. 
Other models, like the afore-mentioned models，are also available. However, 
they still have their limitations. Recently, a time variant phase noise model^^ is 
proposed. In this model, the phase noise of an oscillator is characterized by its 
time-variant phase impulse response, which is written as, 
�( , , r ) = l M " “ ） (2.11) 
^max 
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where 
• rfcooTj is the impulse sensitivity function (ISF)，which is a periodic 
dimensionless function It describes the sensitivity of every point on a waveform 
to an input impulse. 
• u(t) is the unit step function. 




for a LC oscillator. 
This impulse response describes the amount of phase shift when a 
voltage/current impulse is applied to an oscillator. The change in the time of injection 
of the impulse, r, causes the oscillator to oscillate with different amplitudes and 
phases. An example is done with charge injected into a LC tank oscillator, as 
depicted in Figure 2.6. 
… E ( j ) L u 
T 
Figure 2.6 A LC tank oscillator with charge impulse injected at x 
If a current impulse is injected when the tank voltage is nearly at the maximum, 
the change in the phase of the tank voltage is almost unaffected, as shown in Figure 
2.7. However, if the current impulse is injected close to the zero-crossing of the tank 
voltage, the phase change will be maximum, as shown in Figure 2.8. 
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Figure 2.7 Waveform with charge injection at peak 
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-3 - -
I I t I  
4 4.02 4.04 4.06 4.08 4.1 
Output (V) X10-8 
Figure 2.8 Waveform with charge injection at zero crossing 
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The exact phase change is given by 
00 
-00 
二 , 咖 （2.13) 
-00 ^max 
By using (2.13 ), it can be shown that: 
• the upconversion of low frequency noise is governed by the dc value of the ISF, 
FDC. 
• noise located near the integral multiples of the fundamental frequency 
contributes to the total phase noise. 
• most important of all, the single sideband phase noise at an offset frequency, 
in the 1/f region, which can be expressed by, 
也 } 、 一 氏 2 (2.14) 
触 Joff ^ max A/ 
where 
• Frms^ is the root mean square value of the Impulse Sensitivity Function. For a 
sinusoidal wave, Frms can be assumed to be 0.5. 
• Zin/Af represents the sum of the current noise densities of individual noise 
sources. 
• foff is the offset frequency from the carrier 
The dependence of the upconversion of low frequency noise on Foe and the 
dependence of the single sideband phase noise on Frms shows that the ISF is a very 
crucial parameter in determining phase noise. It can be assumed to be 0.5 for perfect 
sinusoidal wave or directly obtained by charge injection simulation. Its details will 
be given in Chapter 5. 
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2.3 Building Blocks of Voltage Controlled 
Oscillators 
The oscillators are implemented in AMS CUP 0.6)i process technology. These 
oscillators are monolithic. In other words, no off-chip components are required. In 
this section, two indispensable passive on-chip components required in the design of 
LC oscillator are introduced. They are the on-chip spiral inductor and the on-chip 
varactor. 
2.3.1 FETs 
SPICE compatible models are provided by the foundry. For the FETs, the 
SPICE parameters provided are extracted using the BSIM3v3 model. It is a model 
developed by the BSIM Research Group in UC, Berkeley and a more accurate model 
among the others, like the BSIM2，M0S2 and MOSS. The BSIM3v3 Level 53 model 
is provided for circuit simulation using the simulator SpectreS/SpectreRF, available 
in Cadence. 
Since the smallest gate length allowable in the process subscribed is 0.6|Lim, 
short channel effect can still be ignored. However, for FETs with shorter gate length, 
the short channel effect is not negligible. In such case, more accurate model, 
specifically designed for sub-micron devices and RF analog device, should be used. 
1 , 
For example, the BSIM4.0.0 is a more accurate model. One of its features is the 
addition of induced gate noise in its noise model. This is completely ignored in 
previous versions, including the BSIM3v3 model. 
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2.3.2 Varactor 
The implementation of varactors in CMOS technology is becoming more and 
more popular in recent years. Several types of varactors, such as junction diode, 
MOS capacitor, are commonly found in CMOS RF design. 
The junction diode is implemented by putting p+ active area in an n-well. Its 
capacitance can be changed by adjusting the bias voltage of the n-well. However, it 
has a great drawback, which prevents it from being used in standard CMOS process. 
This disadvantage is the lack of high frequency model. 
In contrast, the MOS varactors are very popular nowadays among on-chip 
varactors as they are easily available in all CMOS technology. Thus, they are used in 
this project. 
The varactors are built by connecting the drain and source of PMOS transistors 
together to the control node, as shown in Figure 2.9. 




_ _ _ oxide _ _ _ 
p+ p+ 
n+ _ • n+ 
n-well 
Figure 2.10 Physical structure of a MOS capacitor 
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The n-well enclosing the PMOS transistors is also connected to the same node 
to reduce the effect of the junction capacitance between the n-well and the drain or 
the source. The junction capacitance between the n-well and the p-substrate does not 
affect the tuning range since this capacitance appears as common mode. 
The value of capacitance is dependent on the voltage, VSG, between the source 
and gate of the transistors. When VSG is negative, the voltage between the gate oxide 
and the substrate is positive. When this voltage is sufficiently high to allow mobile 
electrons to move freely, the surface majority carrier concentration increases. This is 
called the accumulation mode. When the MOS capacitor is in deep accumulation, the 
surface is highly conductive. It can be treated as a metal, leading to a gate-body 
capacitance. The capacitance of the MOS capacitor is maximum here. 
When VSG is positive and increases from zero, the free electrons are repelled 
from the channel region underneath the gate. They are pushed downward into the 
substrate. A carrier-depletion region is left. Since very few mobile charge carriers are 
available in this region, the capacitance of the MOS capacitor decreases. As VSG 
increases, the depletion region widens and the capacitance is reduced further until it 
reaches its minimum. This is called the depletion mode. 
As VSG continues to increase and is larger than the threshold voltage, free holes 
are attracted into the channel region. Carriers begin to accumulate in the depletion 
region. Eventually, an inversion layer is formed in the channel area. This is the 
inversion mode. When VSG is much larger than the threshold voltage, the MOS 
capacitor works in the strong inversion region. The value of the capacitance increases 
and reaches its maximum. The three modes of operations of the MOS capacitor are 
illustrated in Figure 2.11. 
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Figure 2.11 Tuning Characteristics of the MOS capacitor 
By connecting the MOS capacitors as part of a LC tank, the frequency of a LC 
tank oscillator can be changed. It should be noted that the signal at the gate of the 
MOS capacitors in an actual oscillator is usually large. As a consequence of this large 
signal, the MOS capacitor is forced to work in all three modes mentioned above: the 
accumulation, depletion and inversion mode. The instantaneous value of the 
capacitance of a MOS capacitor changes throughout the whole cycle of oscillation. 
Yet, the average value of its capacitance is still a function of the voltage between its 
gate and its source. 
The impedance between the gate and body of the varactor degrades the quality 
factor of the varactor. This is disastrous to phase noise performance. Great care must 
be taken when drawing the layout of these varactors. An expression for the quality 
factor under the inversion mode is given by^, 
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么 r CoCoj} (2 .15) 
where 
• kp is the gain factor for the PMOS transistor 
• L is the length of the PMOS transistor 
For 0.8)im CMOS process, with Z=0.8|Lim, the quality factor for a MOS capacitor is 
around 20 at an oscillation frequency of 2.4GHz. 
2.3.3 Spiral Inductor 
Two main classes of on-chip inductors are available. They are the active 
inductors and the passive inductors. Active inductors are built by a capacitor and a 
1 o 
gyrator, which is constructed by integrating active devices together . The active 
devices can change the impedance of the capacitor so that the input impedance of the 
whole circuit looks like an inductor. However, this class of varactors is very noisy. 
This has severe effect on the noise performance of the oscillator. 
Thus, passive inductors are often utilized. Bonding wire inductor and spiral 
inductor are the 2 commonly found passive inductors. A typical use of bonding wire 
is to connect a pad of the IC to a pin of the package. When used as an inductor, the 
bonding wire is connected from a pad to another pad of the IC. Bonding wire 
inductor has low series resistance and, thus, high quality factor can be obtained from 
it. However, it is not available in standard CMOS process and it is difficult to be 
reproduced accurately in large amount. Thus, on-chip spiral inductor is used in this 
project. 
The use of spiral inductors as on-chip inductor prevails, especially in MMIC. Its 
use in CMOS technology is becoming more and more popular. Rectangular, 
octagonal and even circular spiral inductors, shown in Figure 2.12, have been 
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successfully fabricated in CMOS technology. 
� 
11 11 二: 一 — J 
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Figure 2.12 Spiral Inductors 
However, in this design, only rectangular spiral inductors are used since the 
fabrication of the inductors of other shapes are not supported by the fabrication 
process subscribed. 
The inductance of a spiral inductor is mainly determined by: 
• its length 
• its line width 
• the thickness of the metal line 
• the number of turns 
Though on-chip spiral inductor is readily available in standard CMOS 
technology, it still has several drawbacks, which degrades its performance in high 
frequency application. The two main ones are its high substrate capacitance and high 
substrate loss. The high parasitic substrate capacitance can possibly drive the 
inductors into self-resonance. Thus, the value of on-chip inductor is limited to 
lOnH.14 Another problem is the high substrate loss. It lowers the quality factor of 
inductor. 
Several approaches are used to overcome these obstacles. One is to increase the 
dielectric thickness and substrate resistivity, e.g., by using multi-layer metal and even 
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gold. The other is to remove the substrate and suspends the inductor in the air. 
However, none of these can really solve the problems mentioned. The first one 
can only increases the self-resonant frequency to a small degree. The second one has 
very low yield since suspended inductors are very "fragile". In addition to these 
problems, it is often not feasible to implement these solutions in standard CMOS 
processes. 
One feasible alternative is the use of a patterned ground shield^^ (PGS). This 
solution is the most compatible with standard CMOS processes. What it requires is 
only a shield formed by strips of polysilicon, which is placed under the standard 
spiral inductor. Its purpose is to reduce the induced loop current. This kind of current 
is induced by the magnetic field of the inductor as shown in Figure 2.13. The current 
flowing in the inductor produces a vertical magnetic field, which induces eddy 
current in the substrate. According to the law of Faraday-Lentz, the eddy current 
flows in a direction opposite that of the inductor current in order to oppose the 
change in the magnetic field. This is the main cause for the substrate loss. 
With slots orthogonal to the spiral, the PGS increases the resistance to the 
induced loop current. These slots act as an open circuit to cut off the path of the loop 
current, as shown in Figure 2.14. A spiral inductor with a PGS underneath, is shown 
in Figure 2.15. Its drawback, however, is the increased oxide capacitance due to the 
decrease in length between the spiral inductor and the ground plane. 
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Figure 2.15 A spiral inductor with PGS 
2.3.4 Modeling of the Spiral Inductor^^ 
The PGS, not only, reduces coupling of noise from the substrate to the inductor, 
but also, simplifies its model used in simulation since detailed modeling of substrate 
loss is not necessary with a PGS. The models for a spiral inductor with and without 
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PGS are shown in Figure 2.16 and Figure 2.17 respectively. 
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Figure 2.17 Model for a spiral inductor with PGS 
The variables in these 2 models include: 
• Z - the inductance. This depends on the geometry parameters, e.g., metal width, 
number of turns, etc. 
• Rs — the series resistance. This is a function of the length, thickness and 
resistivity of the metal layers. It also depends on operating frequency (owing to 
the skin effect) and the substrate loss. 
• Cs - the capacitance between the spiral inductor and the underpass. 
• Cox — the oxide capacitance between the spiral inductor and the substrate. 
• Csi — the substrate capacitance 
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• Rsi - the substrate spreading resistance 
By using the PGS, the resistive and capacitive coupling, Rsi and Csi, to the 
substrate is eliminated. The tradeoff is a larger oxide capacitance and, thus, a smaller 
resonant frequency. Table 2.2 lists the values of the parameters used in the model of a 
spiral inductor with PGS. Their derivation is shown in the Appendix 9.2. 
L Rs Cs Cox 
3.506nH 9.487Q 21.03fF 136.3fF 
Table 2.2 Values of the parameters used in the model of a spiral inductor with PGS 
2.3.5 Analysis and Simulation 
All the circuits designed in this project use the spiral inductors with PGS and its 
model, shown in Figure 2.17, was used during simulation. A program called 
"Analysis and Simulation of Inductors and Transformers for ICs" (ASITIC) is 
utilized to calculate the values of inductance and to draw the layout of the inductors 
in the course of design. 
The inductance of a spiral inductor is a complex function of geometry, and its 
1 o 
accurate calculation requires the use of field solvers or Greenhouse's method . 
Another alternative is to use empirical formula, which provides less accurate but 
simpler calculation. However, by using program such as ASITIC, more accurate and 
simpler calculation of inductance can be obtained. The series resistance, as well as, 
the quality factor of a spiral inductor can also be calculated using ASITIC. These 
values can be used as a brief guideline in the design of high frequency circuits. 
It is important to optimize the quality factor of an inductor since the quality 
factor is a crucial figure of merits, especially for phase noise performance^^. In order 
to optimize the quality factor, the following approach are used: 
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• Do not fill the inductor up to the center. Due to the generation of eddy current at 
high frequencies, the innermost turns of the coil suffer from an enormous 
increase in resistance, while their contribution to the inductance value is small. 
• The metal width should be as wide as possible. However, recent studies show 
that in current CMOS processes, metal width should be limited to about ISjum 
wide before the skin effect degrades performance severely. 
• The metal spacing should be as close as possible to maximize the magnetic 
coupling between adjacent metal lines. However, it must not be too close which 
gives a high capacitive coupling and thus a lower frequency of operation. 
• A space of at least 5 line widths is maintained between the outer turn of the 
spiral inductors and any surrounding metal features. This can keep unwanted 
parasitic effects from disturbing the inductor's electrical characteristics. 
• The inductors are built in the top metal layer of a 3 metal layer process. The 
purpose is to minimize the series loss and to maximize the distance of the 
inductors from the substrate. Metal 1 is used as the bridge layer to make 
connections to the inner turn of the spiral. 
• Quality factor of an inductor decreases significantly with increasing inductance. 
Hence, one method to raise the quality factor of spiral inductor with large values 
of inductance is to use smaller spiral inductors connected in series. 
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Chapter 3 Digital Controlled 
Oscillator 
3.1 Introduction 
A digital controlled oscillator (DCO) is a very important building block in 
modem communication circuits. The commonly used DCO designs are: the 
divided-by-N counter19, the increment-decrement counter�� , and the controlled delay 
ring oscillator^^ All of these circuits suffer from some kind of problems, such as 
limited resolution, poor linearity, high circuit complexity, and high power 
consumption. This section presents a new DCO circuit, which has a very simple 
structure with high resolution and linearity operating at high frequency. For example, 
a 6-bit DCO only requires 37 MOS transistors. Another added feature of this new 
design is that the output signal can be phase-locked to an external input signal. This 
special feature will simplify the design of many communication circuits. 
3.2 General Principle of Oscillation 
Xs + Y 
— < + > ^ 1 A p 
_ X f 
p  
Figure 3.1 Model of an oscillator 
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Figure 3.1 is a model representing a feedback oscillatory system. The overall 
transfer function, or called closed-loop gain, is given by, 
A(j(0)P(j(D) is called loop gain. At a certain frequency,①跳 when the phase angle 
of the loop gain becomes 180°, and the magnitude of the loop gain becomes unity, 
the closed-loop gain will be infinite. Once there is a disturbance in the circuit, for 
example, the closure of the power-supply switch, signals will be available at the 
input of the amplifier. These signals usually contain a wide range of frequencies 
including coiso- This is the frequency at which the closed loop gain becomes infinite. 
The infinite closed-loop gain then drives the system into oscillation. 
At the start-up of the oscillation, the loop gain of the circuit must be greater than 
one. The self-sustaining effect of the oscillatory system allows its noise to grow at 
the beginning of the oscillation. As the amplitude of the oscillation increases, the 
amplifier saturates due to non-linearity and the loop gain gradually drops to unity, so 
as to achieve a stable amplitude. 
From the above description, conditions for steady oscillation can be derived, in 
the following mathematical terms, 
1. \A{jco)/5{jco} = 1 
2. ZA{jco)p{jco) = \m° 
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In other words, the loop gain of the oscillator must be greater than one when its 
phase shift is 180°. This is called the Barkhausen ’s critera^^. 
3.3 Different Oscillator Architectures 
Under this principle, different architectures of oscillators can be found. 
3.3.1 Single-ended Ring Oscillator 
By connecting a chain of an odd number of inverters in a ring, a single-ended 
ring oscillator is formed. The reason for using odd number of inverters is to obtain a 
total of 180° phase shift in a feedback loop. 
Figure 3.2 An example of single-ended ring oscillator 
Figure 3.2 is a 3-stage of a single-ended ring oscillator. Each inverter is called a 
delay cell. If each delay cell has a delay of Td with a fanout of one, then the 
frequency of the ring oscillator with identical delay cells is l/2NTd, where N is the 
number of delay cells in the oscillator. In other words, the frequency of this type of 
oscillator depends on the number of delay cells and the delay of each cell. 
This is one of the simplest structures of oscillators. It only contains NMOS and 
PMOS transistors. Therefore, it can be easily implemented on a single chip by using 
CMOS technology. However, it has a drawback, which prevents it from being used 
widely in large systems, e.g., frequency synthesizer. This disadvantage is the lack of 
frequency timing. As the delay of each cell is usually fixed under a particular supply 
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voltage and the number of cells is unchangeable, this type of oscillator cannot be 
adjusted. 
Modifying the structure of a ring oscillator can eliminate this pitfall. The simple 
inverter used as delay cells in the previous structure is modified by adding 2 current 
sources at the top and bottom of the inverter respectively, as shown in Figure 3.3. 





Figure 3.3 Delay cell of a current-starved ring oscillator 
The simplest current source is a transistor biased by a DC voltage source, depicted in 
Figure 3.4, or a simple current mirror, as shown in Figure 3.5. 
T T 
r < i L T 
H [ r (fe Mf 
J H 1 1 ： 
Figure 3.4 Current-starved Oscillator with Figure 3.5 Current-starved Oscillator with current 
transistors as current sources mirror 
The frequency of the current-starved oscillator is expressed as, 
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C ^ CJDD ( 3 - 2 ) 
I tot J 
ID 
It is obvious that its frequency can be tuned by adjusting the current, ID, passing 
through the inverter. 
3.3.2 Differential Ring Oscillator 
The operational principle underlying this kind of oscillator is very similar to the 
previous ones, except that the delay cell is replaced by a differential amplifier with 
active loads, as shown in Figure 3.6. The frequency of the oscillator can be expressed 
as, 
/ = — ^ ^ (33) 
J 2NClVs ( J 
where 
• CL is the load capacitance at the output. 
• Vs is the maximum single-ended voltage swing at the ouput. 
Frequency tuning is achieved by adjusting the value of Vbias, which also changes 
the value of 1小 
Vbias P 1 r n 
D  
O V + 
^ V-
H L J h -r 
Figure 3.6 A delay cell of a differential oscillator 
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Its differential topology provides higher immunity against substrate and supply 
noise. Also, by using this differential topology, the number of stages in the ring need 
not be odd. The total phase shift can be changed by 180° if the output signals of one 
of the stages are swapped. With an even number of stages, the oscillator is able to 
provide quadrature output signals, as shown in Figure 
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^^ 
^^^^^^rnimmmmimmim^^^^ ^^^^^^^^^^^^^^ � 
Figure 3.7 A4-stage differential oscillator with quadrature outputs 
Figure 3.8 is a 4-stage oscillator with replica-feedback biasing . Replica-feedback 
biasing ensures that the active loads are always in the linear region. 
D—I • • • 
V姻 
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~ V b i a s 
^ Op-Amp 
Figure 3.8 A 4-stage oscillator with replica-feedback biasing 
3.3.3 CMOS Injection-locked Oscillator 
The CMOS injection-locked oscillator to be introduced below is based on the 
oscillator, originally developed in the Chinese University of Hong K o n g 26. 
Injection-locked oscillator is a circuit, which can synchronize with external signal 
injected into the oscillator. In the absence of the external signal, the oscillator 
operates under its free-running mode. It is based on the structure of a ring oscillator, 
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with its oscillating frequency depending on the adjustable delay of one of the stages. 
This kind of injection-locked oscillator has several advantages over the other 
injection-locked oscillator. It has a very simple structure. Only several FETs are 
required in this oscillator. No passive elements are needed. This allows it to be built 
as a library cell. Most important of all is that, due to its simplicity, the oscillator can 
operate at very high frequency. In addition, the CMOS injection-locked oscillator 
exhibits wide tracking range and fast acquisition time when external signals are 
injected into the oscillator. 
3.4 Basic Principle of the Injection-locked 
Oscillator 
The basic configuration of an injection-locked oscillator (ILO) consists of a 
differential comparator and even stages of the inverter chain, as shown in Figure 3.9. 
The ILO is a modified ring oscillator with a differential pair for input signal 
injection. 
？ VDD 
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Figure 3.9 A Schematic Diagram of an ILO 
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When external signal is injected into the oscillator，it tries to synchronize its 
own frequency with the external signal. If the frequency of the external signal is 
close to the free-running frequency, the oscillator changes its frequency to follow the 
input signal. In the absence of an input signal, the ILO oscillates at its free running 
frequency like a ring oscillator. 
The function of the inverter chain is to provide a positive feedback path for the 
oscillator, so that, together with the differential comparator, a total phase shift of 
180° is obtained in the feedback loop. 
The differential comparator works in non-linear mode. Its function is to 
compare external signal injected into the oscillator with the delayed version of the 
feedback signal of the oscillator. If the frequency of the injected signal is close to its 
running frequency, the comparator will change its own delay and this will alter the 
output frequency of the oscillator in due course. In this way, the oscillator is 
synchronized to the external signal. 
Without an external signal, the oscillator operates in free-running mode. Its free 
running frequency is primarily determined by the total propagation delay time of the 
differential comparator and the inverter chain. The oscillating frequency of an ILO is 
equal to the sum of the propagation delay of the differential pair and the inverter 
chain. 
f=2(t \ t ) (3.4) 
V comp 丁 ^  inv / 
where 
• tcomp is the propagation delay of the differential comparator 
• tinv is the propagation delay of the inverter chain. 
The propagation delay of the inverter chain is fixed and cannot be changed. 
Thus, the only variable parameter is the delay of the differential pair, which is a 
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function of the DC biasing current, its load capacitance and the voltage step (VQ-Vth), 
t 二 ^ i ! ^ ) ( 3 . 5 ) 
* comp J ^ ^ 
bias 
where 
• VQ is the quiescent voltage of the differential comparator 
• Vth is the threshold voltage of the inverter following the differential comparator. 
It is this term that we use to control the free running frequency of an ILO. It is 
very important that the variable term (delay of the differential pair) should be made 
much larger than the fixed term (delay of the inverter chain) to enhance the 
frequency range and sensitivity of the oscillator since, 
for tcomp��tinv, 
f=2it \ t f ^ (3.6) 
^ V comp T i-ifjv J ^ * comp 
That is why only two stages of the inverter chain with identical P and N channel 
transistors size are used. The P and N channel transistors sizing of the inverter chain 
is not very critical. If a 50% duty cycle is needed, one can adjust the ratio of the load 
transistors (M3, M4) and the driver transistors (Ml, M2) of the differential pair. 
The oscillating frequency can, therefore, be summarized as, 
(3.7) 
3.5 Digital Controlled Oscillatoi^^ 
We can easily change an ILO into a digital controlled oscillator by controlling 
the bias current of M5. A simplified diagram of a 6-bit DCO is shown in Figure 3.10. 
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h p 
I— ^ 
I 1 M5 
Figure 3.10 A simplified schematic diagram of a DCO with a R-2R DAC. 
In this design, we use a 6-bit R-2R DAC to control the DC bias current of M5, 
where a 6-bit digital control word is converted into an analog current via a R-2R 
network. As shown in Figure 3.10, the current output from the R-2R converter is 
used to bias the differential pair of the ILO through the current mirror (M5). 
3.5.1 R-2R Digital-to-Analog Converter 
Conventional R-2R ladder is shown in Figure 3.11. 
V R 2I2 R 2I3 R 2IN R 
2 R 2 R 2 R 2 R 
1，： T f ， , 
y S2A S3A - … s^ 
1 Y 9 2 1 Y 9 2 1 Y � 2 I 7 9 2 
1� 
Figure 3.11 Conventional R-2R ladder 
It can be proved that the resistance to the right of each ladder node is equal to 
2R. Hence, the current passing horizontally through the resistor R is equal to the 
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current passing vertically through the other resistor 2R towards the ground node. A 
mathematical expression for the current flowing through each branch in the ladder 
can be written as, 
I, = 21, =4/3 =8/4 =." = 2" 乂 (3.8) 
Therefore, 
I ( 3 . 9 ) 
o r R 
where B is a N-hit binary word and n is the number of bits. 
The value Iq can be controlled by switches in the ladder. The R-2R ladder has a 
very simple structure. However, it has one drawback, which prevents it to be 
commonly used on chip. This drawback is the large die area occupied by the large 
standard on-chip poly-silicon resistors. In order to overcome this problem, a 
transistor-only R-2R ladder^^ is used. Only FETs are used and, thus, the overall die 
area of the ladder is much smaller and more compact when compared to the 
conventional R-2R ladder. 
The transistor-only R-2R ladder is based on the current division principle. The 
circuit shown in Figure 3.12 illustrates the current division principle. In this circuit, if 
the 2 transistors are identical, then I in can be expressed as, 
ITN=2I 1=212 (3 .10) 
This implies that the input current, //„, is divided into 2 equal currents. Thus, the 
transistors are similar to a current divider using non-linear resistors. 
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Vin 
0 
I I \ 1 1 2 
v . ^ ~ 4 ~ i t 
Figure 3.12 A simple circuit illustrating the current-division principle 
By employing the current division principle as shown above, a transistor-only 
R-2R is constructed. 
Figure 3.13 shows one slice of the R-2R ladder. It consists of 4 FETs and one 
inverter only. This occupies a small area on the chip. It is equivalent to a slice of the 
conventional R-2R ladder. Ml acts as the R resistor. M2 and M3 (or M4) acts as the 
combination of the 2R resistor and the switch. 
Ml 
I n " Y ^ ^ " I t V R 
Vg T <i： 
2R 
I—IC^ = ， j i i 
r - [ > — Y 
~ 17 9 2 
DATA O-i 1 M3 M4 I  
lout Id 
Figure 3.13 A slice of the R-2R ladder 
The current is split into 2 equal currents under 2 conditions: 
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1. all the transistors are identical in size 
2. Vg is set equal to the high level voltage of DATA and the low level voltage of 
DATA is set equal to zero, which is much lower than the threshold of M3 and 
M4. 
One of these 2 equal currents passes through Ml and leaves the slice as /, and the 
other passes through M2 and leaves the slice as lout or Id, depending on which 
transistor, M3 or M4, is switched on. This is similar to the operation of the 
conventional R-2R ladder. By connecting these slices in series, a complete R-2R 
ladder is formed, as shown in Figure 3.14. Because only lout is useful, the source of 
M3 of each slice is joined with each other to combine a total output current and the 
source of the M4 is connected to ground. A termination transistor is connected at the 
end of the ladder. The ladder is biased by a reference current source I in. Its value is 
equal to the full-scale output current of the ladder. As a result, the output current of 
the ladder can be expressed as, 
T B , 
(3.11) 
where B is a N-bit binary word and n is the number of bits. 
Coupling current between individual neighborhood slices of the R-2R ladder 
leads to drastic non-linearity effect. In order to reduce such drastic effect, guard rings 
should be placed around individual slice as isolation. 
lin D n-L t O-C T J_L T T -L-C T 3_C 1 
T T T 丁 T T 
r - t > — t - r - O H> |-r> r-{> r-t>  
：^!：：!^ p ： ^ p ： ^ 
o U 
ij di 6 (!) II 
DATAI DATA2 DATA3 DATA4 DATAf DATA6 
Figure 3.14 An example of a 6-bit R-2R ladder. 
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Ml 
I, D -J O It 
Vg [：>—I  
__|Hm2 
— ^ ^ V-to-I converter 
I Rv-i I 
DATA P I M3 M4 I““ | | 
— I 
lout to virtual ground | � j ^ 
of Op-Amp I I 1" 丨 Vout 
I 去 I 
Figure 3.15 Part of the DAC 
Figure 3.15 illustrates one slice of the R-2R ladder connected to a V-to-I 
converter. In order to obtain equal values of currents flowing through M3 and M4, it 
is important to provide the same voltage at the sources of these two transistors. In 
this case, the source of M4 is connected to ground, whereas the source of M3 is 
connected to the virtual ground of the operational amplifier. Thus, both output nodes 
are at the same potential and the ladder circuit should function properly. 
The operational amplifier constituting the simple V-to-I converter is a 2-stage 
amplifier, as shown in Figure 3.16. It has a DC gain of 67.68dB. Its unity gain 
bandwidth is 49.77MHz, with its phase margin equal to 58.21°. 
Vbias LH 
- L + _ ^ 
r I V 
out 
f ^ p l 
Figure 3.16 Schematic of a 2-stage operational amplifier 
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By combining the operational amplifier with the R-2R ladder, a 5-bit DAC was 
constructed. Its output voltage is given by, 
V � = I L R v - I (3 .12) 
This is used to bias the transistor M5 of the ILO, as shown in Figure 3.10. 
Frequency tuning can then be achieved by using different digital words. The 
resolution of the digital controlled oscillator depends on the number of bits of the 
digital words. Higher resolution can be achieved with high number of bits. 
3.6 Injection Locking 
In normal operation, the gate of M3 in Figure 3.9 is connected to a constant DC 
bias. However, we have observed if a small AC signal with a frequency close to the 
oscillating frequency of the oscillator is applied to the gate of Ml, the output 
frequency will track and lock onto the applied signal similar to a phase-lock-loop. 
That is why we name this oscillator an injection-locked oscillator. We can 
synchronize the output of the new DCO to an external source simply by injecting a 
small portion of the external signal into the oscillator. 
3.6.1 Synchronization Model of the Injection Locked 
Oscillator 
In order to describe the synchronization process, a simple model for locking 
analysis is used. It is depicted in Figure 3.17. 
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IN ~ ^ E J — T I ~ ^ OUT 
Vo(t)  
Figure 3.17 Synchronization Model of an CMOS ILO 
In this model, the output signal, Vo(t), is compared with the input injected signal, 
Vi(t), by the comparator. Vi(t) is first subtracted from Vo(t). The resultant error signal 
Ve(t) then propagates through the inverter chain, which is similar to a delay line with 
delay r. cpo is the phase between Ve(t) and Vo(t). cpe is the phase between Vo(t) and v f i ) . 
By using this model and analysis similar to that of LC tuned oscillator, the following 
differential equation, which describes the locking process of the ILO, can be derived, 
化 二 A卿 _ ! t a n - i / sin(;r-队） 
dt ‘ 2;r f 厂 / Ol 
K l + :^cos{7r-(pJ 
_ V ^o J _ 
One of the crucial properties of an ILO is its locking range. By using 
appropriate simplification, the locking range of an ILO can be derived from the 
differential equation (3.13) and expressed by the following equation : 
f f y , ) 
4 / ； = 人 一 t a n - i ^ (3.14) 
[Kj 
where 
• fo is the free-running frequency of the ILO 
• fi is the frequency of the injected signal 
• Vi is the amplitude of the injected signal 
• Vo is the amplitude of the output signal. 
The locking range is a function of the amplitude of the input injected signal and 
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the output signal of oscillator. This shows that the locking range of a CMOS ILO 
depends on the ratio of the input injected signal to the output signal. 
3.7 Simulation Results 
The simulator, SpectreS, available in Cadence, is used to perform the simulation. 
In simulation, the ILO consumes 56.47mW at 1.2GHz powered by a 5V supply. The 
output signal of the free-running ILO with 3.3V supply is shown in Figure 3.18. 
Transient Response 
4.0。： VT("/QUp 
f] A f] A f 
> 
w 1.0 ： 
0.0 U I J \ j U I . / 
一 1,0 " I I 1 I I I I I I I I 1 1 I 1 I I I I I I I I I I I I I I I I I I I 
18n 19n 20n 1 n 22n 
time { s ) 
Figure 3.18 A simulated output of the free running oscillator. 
3.7.1 Frequency Tuning Characteristics 
There are two modes of controlling the frequency of the output signal. The first 
one is the current controlled mode and the second is the voltage controlled mode. 
The first one can be accomplished by changing the reference current of a current 
mirror. The second one can be simply achieved by changing the DC bias voltage at 
the gate of the biasing transistor, M5, as shown in Figure 3.9. 
Figure 3.19 is the schematic of an ILO with a simple current mirror connected at 
the bottom of the comparator. A plot of the output frequency versus the biasing 
current controlled by a current mirror is shown in Figure 3.20. 
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Figure 3.19 An ILO with a current mirror 
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Figure 3.20 A plot of output frquency vs biasing current 
Figure 3.21 is the result of the voltage controlled mode. It is a plot of the 
frequency of the output signal versus the biasing voltage. 
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Figure 3.21 A plot of output frequency vs biasing voltage 
The tuning range of the ILO is very wide. The frequency varies from 330MHz 
to 1.5 GHz. Both plots illustrates that the change in the output frequency is quite 
linear as long as the output frequency is within 800MHz to 1.4GHz. 
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Figure 3.22 A plot of output frequency vs digital word in decimal 
Owing to the above observation, a digital controlled oscillator is designed to 
operate under the voltage controlled mode within a particular frequency range. As 
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mentioned before, a transistor-only R-2R ladder and a V-I converter are combined 
and connected directly to the biasing transistor of the ILO. The output frequency of 
the DCO can be changed by programming the R-2R ladder. 
Since the minimum voltage required to switch on the biasing voltage has to be 
larger than the gate-source overdrive of the biasing transistor, M5, the R-2R ladder 
and the V-I converter must be biased appropriately to fulfill this condition. The 
simplest way of ensuring that the output of the V-I converter is larger than the 
gate-source overdrive of the biasing transistor is to set the highest significant bit of 
the R-2R ladder to one. Figure 3.22 is the simulated result of the output frequency 
versus the digital words in decimal, which are used to change the output voltage of 
the R-2R ladder and the V-I converter. 
3.7.2 Phase Noise Performance 
In order to simulate the phase noise performance, which is another crucial factor 
of an oscillator, the simulator, SpectreRF, available in Cadence, is used to simulate 
the phase noise performance of the ILO. At an offset of IMHz, the phase noise of the 
free-running ILO is -104.84dBc, as shown in Figure 3.23. 
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Figure 3.23 Simulated Phase Noise Analysis 
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3.7.3 Locking Characteristics 
Figure 3.24 illustrates the locking mechanism of the ILO. A 0.5V 1.2 GHz 
signal is applied to an ILO running at 1.5 GHz. The output locks to the injected 
signal and changes the frequency from 1.5GHz to 1.2GHz within 2.5 cycles as 
illustrated in Figure 3.24. 
�Transient Response 
vrC'/in") I 厂 
o.c^ ! 
Free-running ‘ Injecti )n-locked 
頂 \ K K \ l\ A A A 
£ i i 
I : : W M M 
620m : i_ ！ 1 I  
1S,0l5n 19.75|i 21.50n 2 3 . 2 5 n 
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Figure 3.24 A simulated output to demonstrate the locking mechanism. 
At a carrier of 1.2GHz, the locking range, can be calculated as, 
“ 1 . 2 x 1 0 ' —/0.5) 
A/o = tan —— 
2/r [2,5 J 
=237x106 份 
This implies that an injected signal of frequency from 0.963GHz to 1.437GHz 
can be locked for an ILO with its free-running frequency at 1.2GHz. This is quite 
close to the simulated range, which starts from 1.005GHz to 1.649GHz. 
3.7.4 Sensitivity to Supply Voltage and Temperature 
Figure 3.25 and Figure 3.26 show the sensitivity of a free-running ILO to 
temperature and supply voltage. 
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Figure 3.25 Sensitivity of the frequency of an ILO to its supply voltage 
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Figure 3.26 Sensitivity of the frequency of an ILO to its operating temperature 
3.8 Conclusion 
The design, operating principle and simulation results of an injection-locked 
oscillator is illustrated in this chapter. The ILO has some unique characteristics, such 
as simple structure, low power consumption, large locking range, and constant output 
amplitude independent of the amplitude and frequency of the injected signal. The 
ILO can be implemented as a digital controlled oscillator with the addition of a D/A 
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converter. The new DCO exhibits constant output amplitude and large tuning range. 
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Figure 4.1 Pole plot of a 2-pole system and the corresponding transient waveform 
When a disturbance, e.g., the closure of the power supply, is applied to a device 
with 2 poles, cr 士 jco, its transient response contains terms of the form, 
+ cos cot (4.1) 
If the poles are in the left plane, a will be negative and the oscillation will decay 
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exponentially towards zero. If the poles are in the right plane, a will be negative and 
the oscillation will grow exponentially until it is limited by some nonlinear properties 
of the device. If the poles are on the imaginary axis, a will be zero and the oscillation 
will be sustained. 
In conclusion, in order to maintain a steady oscillation, it is important to locate 
the poles exactly on the imaginary axis. The LC-tank VCO, to be introduced below, 
is one of the circuits in which its poles are put on the imaginary axis so as to sustain a 
steady oscillation. 
4.2 LC Oscillator 
c + E j i 丄 广 
J R p < Cp-r- - a 
Rc ： ^ I V 
Figure 4.2 A Lossy LC Tank and a Negative Conductance 
Figure 4.2 shows the equivalent circuit of an LC tank with a negative 
conductance. Rp and Cp are the equivalent parallel parasitic resistance and 
capacitance. Rl and Rc are the series parasitic resistance of the capacitor C and 
inductor L. The function of the negative conductance is to eliminate the resistive loss 
introduced by the non-ideal capacitor and inductor, so that the poles of the system are 
located on the imaginary axis, and, therefore, stable oscillation can be sustained. 
Disturbance in the circuit, for example, the closure of the power supply, 
constitutes the noisy signals in the LC network. The self-sustaining effect of the LC 
network allows its noise to grow at the beginning of the oscillation. As the amplitude 
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of the oscillation increases, the negative resistance, usually created by circuit like the 
cross-coupled FETs, also changes. Due to the onset of saturation in the large-signal 
I-V characteristic of the FET pair, this change stops and the negative resistance 
exactly canceled the resistive loss of the LC tank. This is the point when the 
oscillation amplitude stops growing. 
C' L' J Rptot^^ -Gm 
Figure 4.3 An LC Tank with Parallel Loss and a Negative Conductance 
For further illustration, the circuit in Figure 4.2 is first transformed to the circuit 
in Figure 4.3 (the transformation is shown in the Appendix), where, 
1 
1 1 1 
J ^ + J ^ + J ；  
1 
Rc (coCf + Rl {coCy + 1 (4.2) 
Rp 
To ensure start-up, the equivalent negative transconductance of the cross-coupled 
FETs, Gm, should be larger than ~ - ~ . In other words, 
Rpjot 




=Rc {coCf + Rl {cdCY + — (4.3) 
Rp 
Gm is usually made a times Gm.neg, where a>U to ensure start-up of oscillation. In 
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such doing, the output of the oscillator grows until the negative resistance provided 
by the cross-coupled FETs saturates. At this moment, the value of a changes to one. 
4.3 Circuit Design 
L i m J 
Oln 
Figure 4.4 CMOS LC VCO circuit schematic 
The schematic of the VCO circuit is shown in Figure 4.4. This VCO has a 
differential structure. It delivers differential signals at the outputs. Differential 
topology is commonly found in all kinds of RF CMOS circuits. The main reasons 
are: 
1. It has higher rejection to substrate and supply noise. 
2. It has lower noise injection into other circuits. 
A pair of inductors and a pair of varactors constitute the LC tank. The inductors 
are on-chip square spiral inductors, with patterned ground shield. The varactor is 
formed by PMOS with its source, drain and body shorted together. Frequency tuning 
is done only by the varactors. 
The above VCO uses cross-coupled FETs to synthesize the negative resistance. 
It compensates the loss of the LC tank and starts the oscillation. In addition to this 
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function, the clipping effect of the active devices limits the amplitude of the signals 
at the outputs. The current source at the bottom of the VCO is used for biasing. 
4.3.1 Oscillation Frequency 
To find the oscillation frequency, the LC tank in Figure 4.2 is simplified as shown in 
Figure 4.5. 
. r 
r c, 丁 
Figure 4.5 Simplified LC tank 
Since the capacitor usually has a high value of Q, the value of C，is, 
C Co =CCn (4.4) 
. l e ' + i J J 
where Cp is the equivalent parallel parasitic capacitance of the LC tank in Figure 
4.2. 
The total impedance of the simplified LC tank is: 
]coC 
Rj^^-co'LC^^co'LCR^ + jco[L{[-Q)^LC)-CRl 
— { ^ - c o ' L c f ^ ( D ' C ' R I (4 .5 ) 
The real part and imaginary part of Z(jco) must be equal to zero to start oscillation. 
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Im{z(M))}=0 
coXL[\-CDILC)-CR]]_^ 
{^-wlLcf +(olC'- Rl 
L-CRl =(dII}C 
1 Ifi 耿 
0 2frVlC']l[ L J (4.6) 
The oscillation frequency is therefore shifted according to the value of Rl. The 
Ri is an undesirable parameter in the design of LC oscillator. It，not only, shifts the 
oscillation frequency, but also, generates noise that is hazardous to an oscillator. Its 
effect on the noise performance of an oscillator will be covered later. 
Figure 4.6 is the equivalent circuit of the LC oscillator. The Miller's theorem 
states that a network with an impedance Z connecting across two nodes, 1 and 2, as 
shown on the left hand side of Figure 4.8, can be transformed to a network with 2 
shunt impedances, as shown on the right hand side of Figure 4.8. Kis the ratio of the 
voltage V2 to Vi, i.e. K=V2/Vi. Thus, by using the Miller's theorem, the circuit in 
Figure 4.6 can be converted to the circuit shown in Figure 4.7. Since the outputs of 
the oscillator is differential, K is exactly equal to —1. 
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Figure 4.6 Equivalent circuit of the LC oscillator Figure 4.7 Simplified LC oscillator 
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Figure 4.8 Miller's Theorem 
In order to design an LC oscillator operating at 1.8GHz, the values of the 
inductor and the capacitor have to be determined according to ( 4.6 ). It is favorable 
to maximize the value of the inductor since, 
D {Lcof 
广 Y (4.7) 
Increasing L by a factor of m, increases Rp by a factor of m^. The voltage swing 
丨 2 
also increases by m . However, for on-chip spiral inductor in CMOS, increase in the 
57 
Chapter 4 CMOS LC Voltage Controlled Oscillator 
values of the inductance lowers the quality factor. Hence, it is a common practice to 
restrict the values of the inductance within lOnH. 
In the design of the following LC oscillator, the values of inductance is taken to 
be 3.5nH. By using ASITIC, it is found that the Rl of a 3.5nH on-chip spiral inductor 
equals to 8.5Q at 1.8GHz. Therefore, the value of C is 
^ - - P ^ = (4 8) 
4.3.2 Oscillation Amplitude 
When oscillation develops, the amplitude of the output signals grow larger and 
larger, there is a point at which the negative conductance provided by the 
cross-coupled FETs is not strong enough to compensate the positive resistive loss of 
the LC tank. This is where the oscillation stops growing. This point also determines 
the amplitudes of the output signals. The maximum swing of the output signals is 
from OV to 2Vsuppiy. It cannot be larger than 2Vsuppiy since the average DC voltage 
cannot exceed Vsuppiy. Or else, a free source of energy exists. It cannot be lower than 
OV since the lowest voltage available is OV. 
— ^ ~ W — 1 
~ I I ~ W ^ 
I I 
I ^ I t 
1 (p 
Figure 4.9 The CMOS LC differential oscillator when one of the cross-coupled FETs is turned off. 
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When one of the cross-coupled FETs is close to clip the amplitude of the output 
signals, one output node is high and the other node is low. Therefore, one of the FETs 
is switched off. This is repeated in every cycle. In this way, the cross-coupled FETs 
switch on and off alternatively to supply energy to the tank circuit. The direction of 
the current flowing through the tank circuit is reversed repeatedly. The tail current 
flowing through the cross-coupled pair can, thus, be modeled as a square-wave 
current source, switching between IT and -IT in parallel with the RLC network, as 
shown in Figure 4.10. 
C = = L, j Q f ^ 
Figure 4.10 An RLC network with a square-wave tail current 
This square wave is then filtered by the LC tank. It eliminates all the harmonics 
except the fundamental frequency. As a result, a sinusoidal voltage with amplitude, 
4 / R 
—，is obtained^. Practically, the waveform of the tail current is more similar to 
n 
a sinusoidal wave, rather than a square wave. Therefore, it is reasonable to 
approximate the amplitude as ijKp tot' 
4.3.3 Transistor Sizing 
The function of the cross-coupled FETs is to provide the negative resistance to 
compensate the loss of the LC tank. It is a critical issue in selecting the size for the 
cross-coupled FETs. If the negative resistance of the LC tank is not large enough, the 
output will not oscillate and rest at the supply voltage. The negative resistance is 
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determined by the transconductance of the cross-coupled FETs. 
By applying a voltage test source at the drains of the cross-coupled FETs, M； 




Vl | — @ | V 2 
Figure 4.11 Calculation of the conductance seen at the input of the negative G讲 cell 
= gml^l = -g.2^1 (4.9) 
G I test 
爪Ks^厂1-厂2 ( ) 
By substituting ( 4.9 ) into (4.10), 
G 1 
m - _ _ 1 (4.11) 
S ml Sm] 
In order to have a lower phase noise, a symmetric cross-coupled pair is assumed, i.e. 
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• Gm is the total negative conductance seen at the input of cross-coupled FETs 
• gm is the transconductance of the FETs, which are of the same value. 
Using (4 .3 ) and (4.12), 
\ 尺pJ 
2 Rpj 
( 1 � 
gm 二 la ^ r S O ^ J (4.13) 
Since R^ {coCY 二 ^ , it is reasonable to neglect this term, provided that the 
RcQ 
value of Q is high. In CMOS technology, the value of Q for on-chip capacitor and 
on-chip varactor is usually quite high. They have values around 20 to 40. Hence, it 
can be ignored reasonably. Similarly, the value of — is usually negligible in good 
Rp 
layout design. However, the loss of on-chip inductor is very significant in CMOS 
technology. Therefore, Rl remains the most crucial term in determining the required 
transconductance of the cross-coupled FETs and the following approximation is used 
in calculating the transconductance: 
= 2 a R , { c o C y (4 .14) 
For an operating frequency of 1.8GHz, the value of C is determined in Section 
4.3.1 and is found to be 2.135pF. As mentioned before, Rl for an on-chip spiral 
inductor of 3.5nH is 8.5Q at 1.8GHz. To provide a wider safety margin, a is assumed 
to be 4. The required gm is: 
g^ = 2(4)(8.5)[2;r x(L8X10')(2.135X1 O-i')]" 
=39.65ms 
For a common-mode voltage of 1.6V, the size of the cross-coupled transistors is, 
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For 0.6|a technology, the widths of the cross-coupled transistors are around 250^1. 
4.3.4 Power Consumption 
Since Power=IbiasVdd and, 
2 
J —JT — 9 丨 gf" , 
I bias 一丄丄 dn 一丄、「 /TTr\~\ I yy 
2 -
\ L J 
V. ^ —' y 
2 
一 S m  
_ �p (W\\ 
Ax — _ J_ 
Therefore, 
2 
Power = ^^ 
f Wu 
juC — 
[灭 c �2+及“4+去T 
uc - L 及i>� 
“。乂 Z 力 （4.15) 
4.3.5 Tuning Range 
The tuning range of the VCO was simulated using the transistor sizes 
determined in the previous section. The simulator used is SpectreS, available in 
Cadence. Transient simulation was done first. Then, the frequency of the transient 
output is calculated. As shown in Figure 4.12, the VCO can be tuned from 1.821GHz 
to 1.927GHz by adjusting the control voltages to the varactors. 
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Figure 4.12 Simulated tuning range for the LC voltage controlled VCO 
4.3.6 Phase Noise Analysis 
4.3.6.1 Noise Sources 
(f) o 
1 0 
I 今 T T 
Figure 4.13 Noise sources in the CMOS LC oscillator 
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Figure 4.13 depicts the noise sources existing inside an LC oscillator. The noise 
power densities of these noise sources have to be known before calculating the total 
phase noise of the oscillator. 
• Channel Thermal Noise^ 
The channel thermal noise arises since FETs are actually voltage-controlled 
resistors. The mathematical expression for channel thermal noise of a long channel 
device is, 
— m y g m = myjuCox — (V s^ - Vt ) for long-channel devices 
^ = ^kTyg,, = L (4.16) 
A/ 4 kTy • 
e l for short-channel devices 
、 ^ sat 
where 
• k = Boltzman constant ！^1.38xe 
• T = Room temperature in Kelvin = 300K， 
• 2/3 for long-channel devices, or between 2 and 3 for short-channel devices, 
• gdo is the channel conductance of the FETs at zero VDS, which is equal to gmfor 
long channel device, 
• Ibias is the current passing through the device, 
• Esat is the field strength at which the carrier velocity has dropped to half of the 
value extrapolated from low-field mobility. 
• Transistor Gate Noise训 
Gate noise arises because of the thermal agitation of channel charge, which 
induces current in the gate and also phase shift in the gate impedance. This gives a 
real and, therefore, noisy conductance in the gate circuit. 
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( 4 1 7 ) 
A/ 
where 5 is the coefficient of gate noise, typically equal to 4/3 for long-channel 
devices. 
However, transistor gate noise only has a small contribution to the total phase 
noise, usually around 1% to This is usually negligible in predicting phase noise. 
參 Flicker Noise 
The flicker noise arises mainly because of the charge trapping phenomena. The 
mathematical expression for flicker noise^ is, 
丄 = ^ ^ - A / (4.18) 
A/ fWLCt 
Flicker noise is only considered in the calculation of phase noise in the 1/f 
region. Larger MOSFETs exhibit less flicker noise because their gate capacitance 
smoothens the fluctuations in channel charge. Hence, good flicker noise performance 
can be obtained by using larger device size. However, increasing devices size also 
enlarges the parasitic capacitance seen by the LC tank. This may contribute to a large 
portion of the total capacitance. This reduces the tuning range of the oscillator. 
• Inductor Noise” 
On-chip planar spiral inductors are used. The effective series resistance of metal 
layer in these inductors induces ohmic losses, which is given by, 
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• Rp is the equivalent parallel resistance of the inductor, 
眷 Rs is the effective series resistance, L is the inductance. 
參 Varactor Noise^^ 
A varactor can be modeled as an ideal capacitor in series with a resistor. This 
resistor again induces ohmic losses, which can be expressed by, 
Z ^ ^ J J l T C ^ (4 .20) 
A / ^ v a r , P 2 v a r 
where 
• Ryar is the effective resistance in series with the capacitor 
• Cvar is the equivalent capacitance of the varactor under certain biasing 
voltages, 
• Q^ar is the quality factor of the varactor. 
4,3.6.2 Phase Noise Performance of the LC Oscillator 
• Using the Model Developed by J, Craninckx and M, Steyaert 
By using equation ( 2.10 ) in Chapter 2, the expected phase noise at 600kHz offset 
can be estimated by， 
料 l O l o J 腳 个 叫 H 
1 Vjl2」La份 J 
=101oJ(1.38xlO—23)(300X2X30)(l + 4 ) y 24 .6x10^)^ 
[ 32/2 i 6 0 0 x 1 0 ' ) 
= -nOAdBc/Hz 
where A is assumed to be 4. 
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• Using the Linear Time Varying Model 
In this model, the phase noise of the oscillator can be obtained by using the 
equation mentioned in Chapter 2, 
4 / J �力 , 2 结 � 1 ) 
8冗 Joff ^max A/ 
is the sum of the power densities of all the noise sources in the oscillator. 
As mentioned previously, for some active devices, like FETs, their power densities 
depends on parameters, such as transconductance, which is time varying. In this case, 
the power densities are determined when these devices are at the most sensitive time 
to current injection. In other words, their power densities are evaluated at the zero 
crossing of the differential tank voltage. Therefore, the DC values of parameters, like 
transconductance, can be used to calculate the power densities of the noise source. 
Note that equation ( 4.21 ) only applies to an LC tank with an equivalent noise 
source in parallel with it. Thus, the oscillator must be transformed before calculation. 
2L 2L 2L 
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Figure 4.14 Transformation of the LC oscillator to its differential form 
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The transformation starts with the simplified schematic of the oscillator in 
Figure 4.7. Since only the equivalent noise source in parallel with the LC tank is to 
be found, the cross-coupled transistors are replaced by resistors in parallel with its 
noise current sources, as shown in Figure 4.14, and Norton's Theorem can then be 
applied. In order to find the equivalent noise current source and the equivalent 
resistance looking into the cross-coupled transistors, the noise sources are converted 
to noise voltages in series with a resistor. This is also shown in Figure 4.14. The 
open-circuit resistance looking into the cross-coupled transistors is 2r and the 
short-circuit current flowing across the cross-coupled transistors is given by, 
rhit)-ri,(t) J,(t)-i,(t) (422) 
2r 2 
The result is shown in Figure 4.15. 
2L 





I ~ © ~ I 
2 
Figure 4.15 Equivalent LC tank 




Moreover, since the equivalent LC tank is a differential circuit, the noise power of 
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the inductors and the varactors should be equal to the noise power of a single 
inductor and a varactor multiply by 2. The total phase noise is given by, 
- / \ • 
悬 (4.24) 
_ [ ^s J _ 
Here, the values of FrrJ is assumed to be 0.5 for a sinusoidal wave at the output 
of the tank. Also, Q a^r and gm,Dcare assumed to be 30 and lOmS respectively. The 
calculated phase noise at 600kHz offset from a 1.8GHz carrier is, 
therefore, -125.5dBc/Hz. 
• Using SpectreRF in Cadence 
The circuit simulator SpectreRF has a function called Periodic Steady-State 
Analysis. It is capable of handling autonomous circuits like oscillators. Phase noise 
can be directly simulated by using this analysis. Figure 4.16 is a plot of the phase 
noise of the LC oscillator with a supply voltage of 1.8V. At 600kHz offset from the 
1.822GHz carrier is —112.7dBc/Hz. 
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Figure 4.16 Simulated phase noise of the LC oscillator by SpectreRF 
4.4 Conclusion 
The details about the design of CMOS LC oscillator is given in this chapter. The 
LC oscillator introduced has simple structure and delivers differential outputs. 
Calculation and simulation results demonstrate that it is feasible to implement this 
LC oscillator with all on-chip components. A prototype of the oscillator was 
fabricated. Experimental results will be given later to verify the predicted results. 
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Chapter 5 LC Quadrature Voltage 
Controlled Oscillator 
5.1 Introduction 
Multi-path topologies for the design of receivers and transmitters are commonly 
found in modem wireless communications. For example, one of the most popular 
topology found in the design of CMOS transceivers for modem wireless 
communications is the direct conversion architecture，. It has the advantages 
towards high degree of integration and low power consumption. 
The generation of quadrature signals is one of the most indispensable elements 
of these multi-path topologies. In these topologies, quadrature signals are required 
for translating the spectrum to intermediate frequency or even zero frequency, as in 
the case of direct conversion receiver. 
Conventionally, quadrature sinusoidal signals are generated from a single-phase 
signal through external circuits such as the digital quadrature generator, the RC-CR 
all-pass filter or the poly-phase RC network. 
^ I  ^ 
> r ^ r 
> F F ~ > F F 
Input •> � 
P ^ ^ Q 
Figure 5.1 A Digital Quadrature Generator 
The disadvantages of the digital quadrature generator, shown in Figure 5.1, are: 
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1. The input frequency must be twice that of the quadrature signals. This may be 
impossible due to technology limitations. 
2. The generated quadrature signals are square wave containing odd harmonic 
signals which are disastrous to transceivers. 
——WS——I 
C ？ 5 
Mput O ~ ~ 山 
R _ 
Figure 5.2 A RC-CR All-pass Filter 
The RC-CR all-pass filter, shown in Figure 5.2, is an analog implementation of 
quadrature generator and may eliminate the unfavorable effect of the digital 
quadrature generator on the transceivers. However, it is very sensitive to mismatches 
of the resistors and capacitors. 
所 + o — ~ t - j ^ ~ r ^ ‘ + 
T T T  
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Figure 5.3 A 3-stage Sequence Asymmetric Polyphase Filter 
The sequence asymmetric polyphase filter, shown in Figure 5.3, can also be 
used as a quadrature generator. It is quite insensitive to absolute variations of the R 
and C values. However, its sensitivity to mismatches between the resistors is still not 
negligible. 
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Besides all the afore-mentioned drawbacks, these approaches usually induce 
substantial power loss at RF, and the buffers between the oscillator and the 
phase-shift network consume large current. Anew oscillator is, therefore, designed to 
solve these problems. 
5.2 Conventional CMOS Quadrature LC 
Voltage Controlled Oscillator^ "^ 
� T T 
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Figure 5.4 A CMOS Quadrature LC VCO 
As shown in Figure 5.4, the new VCO combines 2 identical LC differential 
VCOs. Each LC differential VCO is composed of a cross-coupled pair of FETs, and 
an LC tank, which consists of spiral inductors and varactors. The operating 
frequency is determined by the values of the inductors, the varactors and the FETs' 
gate and drain capacitance. The function of the cross-coupled pair is solely to 
compensate the loss of the LC tank, as mentioned in Chapter 4. Each output of an LC 
differential oscillator is connected to the gate of a single FET joining in parallel with 
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the cross-coupled FETs. In this way, the LC differential oscillators are coupled to 
each other. The coupling FETs are of the same size as the cross-coupled pairs. Two of 
the outputs are coupled by crossed connections and the others by direct connections. 
5.3 Operational Principle of the CMOS 
Quadrature LC Voltage Controlled 
Oscillator 
5.3.1 General Explanation 
As mentioned before, the CMOS quadrature LC Oscillator consists of 2 
identical oscillators coupled to each other. Together with the coupling transistors, 
each oscillator functions as an injection locked oscillator individually. When they are 
coupled to each other, the 2 oscillators can be injection-locked to each other and can, 
therefore, be synchronized to a single frequency even mismatches exist in the 
oscillator. The oscillators, not only, are synchronized to the same frequency, but also, 
generate quadrature signals. This is illustrated below. 
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Figure 5.5 Redrawn schematic of a CMOS Figure 5.6 Simplified circuit of a CMOS 
quadrature LC VCO quadrature LC VCO 
The CMOS quadrature LC VCO is redrawn as shown in Figure 5.5. By 
redrawing the circuit in this way, it is obvious that the circuit is composed of a 
4-stage inverter chain and 2 compensated LC tanks. The simplified circuit is shown 
in Figure 5.6. The 4-stage inverter chain ensures that quadrature signals are obtained 
at the output of each inverter. The function of the compensated LC tanks is to trigger 
and maintain stable oscillation in the circuit. In addition to these functions, it purifies 
the quadrature outputs, so that relatively low noise signals are obtained from this 
circuit. 
5,3.2 Mathematical Analysis 
Below is a more detailed analysis of the operational principle of the CMOS LC 
quadrature VCO. Suppose that there is an oscillatory system, which is composed of 2 
identical oscillators. Each oscillator is modeled by a positive feedback network with 
open-loop gain G； and G2. The outputs, X and Y, are coupled to the other oscillators' 
inputs with the coupling coefficients, mi and m�,respectively. The whole model is 
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shown in Figure 5.7. 
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Figure 5.7 Block diagram of an oscillatory system with quadrature outputs 
As explained before, in steady state, the 2 oscillators in the system synchronize 
to the same frequency. Two equations can then be obtained from the outputs of the 
oscillatory system: 
{X + m j ) G , { j Q ) ) = X (5 .1 ) 
i j + m,X)G^{jco) = Y (5.2) 
Assume that Gi=G2=G and m产-m2=m, 
X^ = {X-mYy Gijcof +(7 + mXY Gijcof 
= 0 
X = ±jY (5.3) 
From the above results, it is obvious that the outputs, X and 7, have the same 
magnitudes. They are only different in phases, with a factor ±j, which represents a 
90° phase lead/lag. In other words, they are quadrature to each other. 
In conclusion, if 2 identical oscillators, with the same open-loop gains 
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(G1=G2=G), are connected together, and the coupling coefficients are the same 
(ml=-m2=m), then quadrature outputs can be obtained, as shown in Figure 5.4. 
5.3.3 Drawback of the Conventional CMOS LC Quadrature 
VCO 
However, there is one implicit drawback in the above design. It lies in the 
coupling FETs, which are connected directly to the output nodes. In such 
configuration, the noise currents of these coupling FETs are directly added to the 
output nodes together with other noise currents, as shown in Figure 5.8. 
j ) 
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Figure 5.8 Half circuit of the CMOS LC quadrature VCO with noise sources shown 
These noise currents from the coupling transistors are the transistor channel 
thermal noise and the transistor gate noise. They account for a large portion of the 
total noise and, thus, significantly deteriorate the phase noise of the oscillator. In 
order to ameliorate the drastic effects of these coupling FETs, a novel oscillator is 
proposed. It is derived by modifying the structure of the previous oscillator. Further 
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analysis will be elaborated below. 
5.4 Novel CMOS Low Noise Quadrature 
Voltage Controlled Oscillator 
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Figure 5.9 Proposed CMOS LC quadrature VCO. 
In order to minimize the effects of the noisy coupling FETs and attaining the 
coupling ability of the oscillator, isolation has to be provided between the output 
nodes and the coupling FETs. In the proposed oscillator, this isolation is given by the 
cross-coupled pair, as shown in Figure 5.9. Instead of connecting the coupling 
transistors in parallel with the cross-coupled pairs, the coupling transistors, M5.8, are 
connected in series with the cross-coupled pairs. They inject signals from the output 
nodes of the oscillators X7.2 and Y1.2 through the cross-coupled pairs into the LC 
tanks. This cascaded structure provides isolation between the output nodes and the 
coupling transistors. Thus, the effect of the noise currents from the coupling 
transistors can be minimized and signals can still be injected into each half of the 
78 
Chapter 5 CMOS LC Quadrature Voltage Controlled Oscillator 
circuit. 
Note that the common-source transistor used to bias the LC oscillator in the 
conventional LC quadrature oscillator is omitted in the proposed LC oscillator. 
Instead, the cascaded coupling transistors provide the currents needed to give the 
correct operating point. It is important to choose the size of the coupling transistors 
since if they are not switched on, no current passes through the cross-coupled pairs or 
the inductors. In general, their sizes should be determined by specifications such as 
the values of the supply voltage and power consumption. One rule of thumb is that 
the larger the width of the coupling transistor, the lower the supply voltage and 
power consumption required to operate the oscillator. Figure 5.10 depicts the 
waveform of the quadrature outputs of this oscillator. The supply voltage is only 
1.2V. 
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Figure 5.10 Transient Waveforms of the 4 quadrature outputs of the proposed VCO. 
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5.4.1 Equivalent Output Noise due to the Coupling 
Transistor 
As mentioned in Chapter 2, the Leeson's Formula can be expressed as, 
^ X 1 F^r� 1 广 Y 「代 i1 
S (Ao)) = — ^ + 1 — ^ + 1 
” � " 2 C 4Q'[AcoJ [A i^^  � (5.4) 
In this formula, the parameter F can be estimated by deriving the equivalent 
output noise voltage. By considering the contribution of each noise source to the 
equivalent output noise voltage, the contribution of the noise source to the total phase 
noise can be estimated. The contribution of the noise source in the coupling 
transistors is estimated below. 
Although the transistor channel thermal noise and the transistor gate noise 
constitutes the total noise current generated by the coupling transistors, only the 
channel thermal noise current of the coupling transistor is considered. As mentioned 
before, the transistor gate noise has very little contribution to the total phase noise. 
Thus, it can also be neglected without significantly affecting the accuracy of the 
noise calculation. Moreover, the gate-to-drain capacitance and the coupling of the 
channel noise to the gate are neglected here since the oscillating frequency is just 
about one-tenth of the device fr. 
Since the proposed CMOS LC quadrature VCO consists of 2 identical LC 
differential oscillators, only the equivalent half circuit of one of the differential 
oscillator is shown in Figure 5.11 for the sake of simplicity. Figure 5.12 depicts its 
simplified circuit. 
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Figure 5.11 Equivalent half circuit for output noise analysis due to the coupling transistor 
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Figure 5.12 Simplified circuit for the equivalent half circuit in Figure 5.11 
At node X, by using KCL, 
V , K K -Kut — y 
/ \ 
1 1 1 V 
V _ - _ + _ - _ + __-_ 4- p - = 卯 ， - / 
X Y RY RY <5 ffj ry ND M ^ ( ^ \ 乙、M5 乙 1,M5 y ^ ^ 
At node out, 
^out ~ ~^outM5^LC ( 5.6 ) 
By substituting ( 5.6 ), 
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r f 丄 + 丄 ] = -7一z仏一/ 
I 7 7 7 名讲 7 “ ( 5 7 ) 
乙 2’A/5 ) 乙 2，M5 � • , 
Also, at node X, by using KCL, 
1 -厂X I �x I J 
^out,M5 ~ y ，7 ^ ^ndM^ 
A 州 
T _ J 
y _ 丄 out,M5 丄 
广 1 I 厂 ( 5 . 8 ) 
7 7 
By substituting ( 5.8 ) into 
f \ 
IoutM5 ~ 1 I 1 I 1 I _ — hutM5^LC T 
I J 乙 IMS 
7 7 
V乙2私1 乙l，A/5 y 
1 ^ 1 ] 
J 乙LC _ T 乙l^n 力 1,M5 i 
丄outJi45 1 i 一 IndMS 1 1 
— + _ - _ + —— 




= 7 = p (5 .9 ) 
丄 1 1 1 1 1 
+ + + + ~ — + 
7 7 7 ^m y y 7 
V 2JI/1 乙l,M5 y 
Obviously, the ratio of lout to In, P, must be smaller than 1. In this oscillator, the 
noise currents due to the coupling transistors are shrank by a ratio P, whereas, in 
conventional LC quadrature oscillator, the noise currents due to the coupling 
transistors are wholly added to the output nodes. 
The equivalent output noise current densities due to the coupling transistors at 
the output nodes is, therefore, 
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� "|2 
1 (5 .10) 
r 2 ^ Sm 
^ 7 X . ( 崎 J 
A/ 1 1 1 Z 丄 c f 1 1 1 
+ + + g讲 + ^ — + 
7 7 7 ^m y y y 
乙 1’M5 乙2’M5 乙 V 乙 乙 1，M5 乂-
where P«L 
This is definitely much smaller than that of the conventional LC quadrature 
7 ‘ 一I ' 
oscillator, where _ ， 奶 = = 4kTyg^ . This explains, in mathematical terms, 
A/ A/ 
how the output nodes are isolated from the noise currents of the coupling transistors. 
5.4.2 Linear Time Varying Model for the Analysis of Total 
Phase Noise 
In order to have a more in-depth analysis of the contribution of the coupling 
transistors in the proposed LC quadrature VCO, the linear time variant system is 
utilized to analyze the noise performance of the oscillator instead. 
As mentioned in Chapter 2, by using the linear time varying model, the single 
sideband phase noise, in 
the region, can be expressed as, 
p2 -2 
T} ^ ( rms \， n , � 
W o f f ] = ^ 2 2 Z . T 7 (5.11) 
8冗 foff ^max A/ 
where 
• Frms^ is the root mean square value of the Impulse Sensitivity Function. Ein/Af 
represents the sum of the current noise densities of individual noise sources. 
• foff is the offset frequency from the carrier 
• qmax is the maximum tank signal charge swing 
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5.4.2.1 Method of Simulation 
For a perfect sinusoidal wave, T^m/ is assumed to be 0.5 for all the noise 
sources. This value is used in Chapter 4. However, for a more accurate calculation of 
the total phase noise, equation ( 5.11 ) should be modified as follows, 
j [ r \ 1 y f ‘2 ) (5 .12) 
^Voff Q 2 r 2 2 Z j a / - rms,n 
8冗 Joff ^max n 」 
Note that the assumption that FrnJ is the same for all noise sources is removed. 
Moreover, every FrnJ should be calculated individually. It should not be assumed to 
be 0.5 any longer in this expression. 
The method used to calculate the ISFs for every noise sources is called the 
charge injection simulation . This is the most direct and straightforward approach of 
measuring the ISFs. (Alternatives like the calculation based on the first derivative 
and using the closed-form formula are available. But they will not be covered here.) 
In this approach, commonly available simulators like, SpectreS in Cadence and 
HSpice, can be utilized to perform this simulation because only transient simulation 
is required. 
In the course of a transient simulation of an oscillatory system, when the steady 
state is reached, a single current impulse (or voltage impulse for voltage noise 
sources) is then injected into the node at which the noise source originates. The area 
of a current pulse represents the total charge injected. (Or the total flux injected for a 
voltage impulse) This value should be adjusted to ensure that the assumption of 
linearity, A^ = , is not violated. By scaling the size of the impulse by 
[max 
some amount and checking that the response scales by the same amount, this 
assumption can be verified. 
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The time shift due to this injection can be measured when the oscillator is 
simulated further for a few cycles after the injection. This generates a phase shift 
according to the following equation: 
A丄 2液 
= (5 .13) 
where T is the period of the oscillation. 
Eventually, the whole process is repeated until the impulse is swept across one 
cycle of the oscillation. This repetitive process can be easily done by tool like 
Parametric Analysis in Cadence. 
The resultant unit impulse response for excess phase, h小(t, T), can be obtained. 
The /z/r, T) represents the amount of phase shift resulting from the injection of a 
certain amount of charge/flux. Once /z/zT, T) is found, the ISF is calculated according 
to the following equation: 
= (5 .14) 
^max 
The charge injection simulation should be repeated for every noise sources. 
1 
With the help of software like Matlab, the respective Frms can be obtained and, 
ultimately, the contribution for every noise source can be found. The procedure of the 
charge injection simulation is summarized in the flow chart shown in Figure 5.13. 
85 
Chapter 5 CMOS LC Quadrature Voltage Controlled Oscillator 
> r  
• Transient Simulation 
when the steady 
state is reached  
> r  
Current/Voltage 
Impulse Injection 
Repeat i - ^ — 
the whole � ^ 
after a few process . ^ cycles 
> 1 
Repeat 
for other Resultant Phase Shift 
noise Measurement 
sources 
no ^ ^ ^ ^ 
^ ^ ^ Impulse Swept ^ ^ ^ 
" ^ ^ ^ c r o s s 1 C y c l e ? ^ ^ ^ 
yes 
� 1 
Calculate the ISF 
Figure 5.13 Flow chart of the charge injection simulation 
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5.4.2.2 Simulation Results 
1 1 1 ：—I I i 
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Figure 5.14 Simulated ISFs for Different Noise Sources 
By using the method described above, the ISFs of the noise sources for the 
coupling transistors, cross-coupled transistors of the proposed LC oscillator were 
simulated and shown in Figure 5.14. The total charge injected was Ip Coulomb. It 
was swept across one period of the oscillator. As a result, 50 simulations were 
performed for every noise sources. Simulation tolerances and time steps were set at 
very accurate levels. Because the ISFs are periodic, only one period of each ISF is 
plotted in Figure 5.14. The squares of the RMS values of the ISFs are listed in Table 
5.1. 
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Noise Source Frms^  
Inductor 0.3809 
Cross-couple transistor 0.3097 
Coupling transistor 0.1247 
Table 5.1 Square of the RMS values oflSFs 
It is obvious that the square of the RMS value for the coupling transistor is the 
smallest. It is only around one-third of that of the inductor. In other words, even if the 
noise source in coupling transistor has the same magnitude of that of the inductor or 
the cross-coupled transistor, the contribution of the coupling transistor to the total 
phase noise is only around one-third of that of the inductor or the cross-coupled 
transistor. 
I I I I I I — “ 
1.2- / \ — Mcoupling ISF in conventional osc. 
广 X Mcoupling ISF in the proposed osc. 
-0.4 \ Z 
-0.6 \ y / ^ 
-0 8 1 1 1 1 1 1—— 
0 1 2 3 4 5 6 
x(rad) 
Figure 5.15 A comparison of the ISF of the coupling transistors in the conventional and proposed 
oscillator 
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Similarly, a conventional LC quadrature VCO is simulated using the same 
technique for comparison. The solution is tuned to consume the same power as the 
proposed oscillator. The ISFs of the coupling transistors in a conventional LC 
quadrature oscillator and the proposed one are compared, as shown in Figure 5.15. 
The squares of their RMS values are listed in Table 5.2. 
1 
Coupling Transistor Frms 
Proposed oscillator 0.1247 
Conventional oscillator 0.4320 
Table 5.2 The squares of the RMS values of the coupling transistors in the conventional and proposed 
oscillator 
The RMS value of the ISF of the coupling transistor in the conventional 
oscillator is much larger than that in the proposed oscillator. It once again verifies 
that noise from the coupling transistor in the proposed oscillator can be successfully 
isolated and diminished. 
5.4.2.3 Cyclostationary Noise Sources 
During oscillation, some of the random noise sources in an oscillator have 
statistical properties, which may change with time periodically. This property is 
called cyclostationary . This is the direct result of the periodically varying bias 
points of the active devices in an oscillator. For example, the thermal channel noise 
of a FET is cyclostationary because the noise is modulated by the gate source 
overdrive which varies with time periodically. For long-channel devices, this can be 
mathematically expressed as: 
条 = A k T y g ^ ( 0 = m y j u C o x (5.15) 
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where VGS(0 varies with time periodically. 
The peak of the noise power may not coincide with the peak of the ISF. 
Therefore, it is not a good representation if the average of the power is only 
considered. 
In order to take into account this particular property, a new function called the 
noise modulating function (NMF产 is introduced. In the case of the channel noise, it 
is proportional to ^g^ (t) . As a result of the introduction of the NMF, the ISF of a 
noise source also has to be redefined as: 
r . / / W = r ( x ) . i V M F ( x ) (5 .16) 
The magnitude of the NMF is usually normalized to one. 
SpectreS is capable of simulating transient operating points. The gm(t) of the 
cross-coupled and coupling transistors were simulated and converted to the 
corresponding NMF. The ISF and NMF of the coupling transistors are shown 
altogether in Figure 5.16. The effective ISF is shown in Figure 5.17, as well. 
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Figure 5.16 ISF and NMF of the coupling transistors in the proposed oscillator 
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Figure 5.17 Effective ISF of the coupling transistors 
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In Figure 5.16, 2 peaks can be found on the NMF of the coupling transistor. One 
of the peaks almost coincides with the maximum of the ISF. The largest value in the 
effective ISF can then be found around that particular point of the waveform. 
However, the other peak of the NMF meets the zero crossing of the ISF, which 
results in zero effective ISF around that particular point of the waveform. Ultimately, 
a small RMS value of the effective ISF is obtained. In the proposed oscillator, the 
square of the RMS value of the effective ISF of the coupling transistor, shown in 
Figure 5.17, is found to be 0.0326, which is much smaller than its ISF previously 
obtained, which is 0.1247. 
Finally, the contribution of all the noise sources is calculated and listed in Table 
5.3. 
Noise Source Noise Power Density (A /Hz) Contribution (%) 
Cross-coupled 1.689e-23 22.44 
Coupling 3.830e-24 5.09 
Inductor 4.891e-023 64.98 
Varactor 5.641e-024 7.49 
Table 5.3 Simulated results for noise contributions from each noise source 
After the contributions from all the noise sources are known, it is straightforward to 
calculate the total phase noise from ( 5.12 ), 
1 f -2 A 
rif U ^ Y i . r 2 
y off ) Q 2 r 2 1 A r rms,n 
8冗 Joff m^ax “ VA/ J 
, \ (5 .17) t2 , � 4 r .2 \ \ 7 
: ^ t a n J c ^ y p 2 
、”。；vL—Vf 叫 
V 
since 哪 = 力 . 
By substituting the noise power densities of the noise sources, as shown in Table 
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5.3, and their respective FrnJ into equation ( 5.17 )，the phase noise can be calculated. 
Matlab is utilized to do the calculation. The Matlab code is shown in Appendix 9.3. 
The calculated phase noise is -123.1 dBc/Hz at 600kHz offset from a 1.92GHz 
carrier in the proposed LC quadrature oscillator. Similarly, by using the same method 
of calculation, the calculated phase noise for the conventional LC quadrature 
oscillator is -113.1 dBc/Hz. There is a lOdB improvement in the phase noise 
performance of the proposed quadrature oscillator. 
5.4.2.4 Simulation Results from SpectreRF 
Phase noise simulation by SpectreRF available in Cadence was also done to 
verify the enhancement of phase noise in the proposed LC quadrature oscillator to 
that in the conventional one. Figure 5.18 is a comparison of the simulated phase 
noise of the proposed oscillator and the conventional oscillator. 
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Figure 5.18 Simulated phase noise 
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At 600kHz offset from a 1.92GHz carrier, the phase noise for the conventional 
oscillator is —104 dBc/Hz, whereas it is -117dBc/Hz for the proposed oscillator. 
Although the phase noise for both the conventional oscillator and the proposed 
oscillator predicted by SpectreRF is higher than the calculated values, SpectreRF can 
still show a more than lOdB improvement in phase noise performance in the 
proposed oscillator. Note that the power consumed by both the oscillators is the 
same. 
5.4.3 Tuning Range 
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1.92 I i > i i  
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Figure 5.19 Simulated timing range of the proposed LC VCO 
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Figure 5.20 Relationship of phase noise to the varactor voltage 
The simulated tuning range is also obtained by SpectreS, shown in Figure 5.19. 
It starts from 1.928GHz to 2.025GHz. The tuning range is small because varactors 
with relatively small size are used in the VCO to avoid parasitics from degrading the 
quality factor of the tank and to ease the conditions for start-up. The size of the 
varactors can be increased once sufficient data for the quality factor of the resonator 
and the start-up conditions are available. 
The relationship between the varactor voltage and the phase noise of the 
oscillator is shown in Figure 5.20. It is obvious that the phase noise of the oscillator 
is quite constant over the whole tuning range. 
5.4.4 Start-up Condition 
Since the coupling transistor is connected to the source of the cross-coupled pair, 
the equivalent negative transconductance seen by the LC tank decreases. This can be 
illustrated below. 
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Figure 5.21 One of the cross-coupled pair with its coupling transistors of the quadrature VCO 
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Figure 5.22 Equivalent half circuit Figure 5.23 Equivalent small-signal circuit for 
calculating the total transconductance 
Figure 5.22 is the equivalent half circuit of the cross-coupled pair and the 
coupling transistors shown in Figure 5.21. By short-circuiting the output of the half 
circuit to ground, as shown in Figure 5.23, the total transconductance of the half 
circuit can be calculated as, 
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_ SmM2 
+ ⑴ 8) 
This is definitely smaller than the value of gmM2- As a consequence, the 
equivalent transconductance seen by the LC tank also decreases, 
G 二 
m 2 
1 gni,M2 " … 
^ (5 .19) 
This also implies that the equivalent transconductance seen by the LC tank 
depends on the value of Rm6. Owing to the decrease of the equivalent negative 
transconductance, higher supply voltage is required to compensate the loss of the LC 
tank. 
5.4.5 Power Consumption 
The simulated power consumption for the proposed VCO is 54mW. The power 
consumed is not small because large cross-coupled pairs and the coupling transistors 
are used. The purpose is to provide a large safety margin to make sure that oscillation 
starts. When sufficient data for the resistive loss of the tank circuit is available, 
smaller safety margin can be used. The cross-coupled pairs and the coupling 
transistors can then be reduced to smaller values. Therefore, the power consumption 
can be reduced. A proposed VCO, whose cross-coupled pairs and the coupling 
transistors have half the sizes of the previous one, was also simulated. The voltage 
supply is 1.2V and the power consumption is only 6.8mW at 2.2GHz. 
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5.5 New Tuning Mechanism of the 
Proposed LC Quadrature VCO 
The oscillatory system, as shown in Figure 5.7, is revised in this section and a 
different type of tuning mechanism^^ is introduced. By substituting X = ±yT into 
(5.1 ) or ( 5.2 ), the following equation is obtained, 
( l ± / m ) G ( y ’ ^ y ) = l 
The operating frequency, coi and 叱 can be obtained by solving the above equation. 
二,1 丄 1 . �o r 1.、 
Since the open-loop gain, G(jco), is proportional to the impedance of the 
oscillator's resonator, Z(j(o), only the magnitudes of GffcD) and Z{jco) are different. 
Their phases should be the same. Hence, the following equations are obtained, 
(/>{G{jco^)) 二 _ tan—i m or (f){G{j(02)) = tan—i m 
=> (/){z{jco^�=_ tan—i m or (l)(z{jco2�=tan—i m ( 5.20 ) 
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Figure 5.24 A plot of the phase and magnitude of the impedance of the LC tank 
Figure 5.24 illustrates the phase and magnitude of the impedance of the LC tank. 
The 少-axis is the normalized values of the magnitude and the phase. Stable 
oscillation can only take place at o)j but not 0)2 because the phase of ZQco：^ or 念，as 
notated in Figure 5.24, is positive and the corresponding loop gain, \z2\ is smaller 
than 1. In contrast, the phase of ZQCDI) or 勿，as notated in Figure 5.24, is negative 
and the corresponding loop gain, \zi\, is closer to one. It is worth noting that the loop 
gain is closer to one for the negative portion in the phase of the impedance. Since coi 
depends on m, the operating frequency of the VCO can be changed by adjusting the 
value of m. 
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Figure 5.25 Schematic of the proposed VCO with a new tuning mechanism 
The alternative mechanism of frequency tuning can be incorporated into the 
proposed LC quadrature VCO. Figure 5.25 is the schematic of the proposed VCO. 
The structure of the oscillator is similar to that shown in Figure 5.9 except that a 
fixed capacitor replaces the varactors. Since another tuning mechanism is used, the 
varactors are obsolete and, thus, replaced. NMOS transistors with their drains 
connected to the sources of the cross-coupled pairs are added. As shown in equation 
(5.20 ), the oscillation frequency is controlled by the coupling coefficient, m, which 
is the ratio of the transconductance of the coupling transistors to that of the 
cross-coupled FETs in this oscillator. By adjusting this ratio, the frequency of the 
oscillator can be changed. The transconductance of the coupling transistor can be 
changed by adjusting the value of the bias voltage, Vctri- The simulated tuning 
characteristic is shown in Figure 5.26 and the ratio of the transconductance of the 
coupling transistor to that of the cross-coupled transistor is shown in Figure 5.27. 
The simulated tuning range is 1.480 GHz ±12.57%, which is a very wide tuning 
range. 
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Figure 5.26 A plot of the oscillation frequency against Vctri 
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Figure 5.27 A plot of the ratio of the gm of the coupling transistor to the gm of the cross-coupled 
transistor 
As shown in Figure 5.27, it is obvious that the oscillation frequency increases 
with the ratio of the transconductance. This is exactly what the equation ( 5.20 ) 
describes: the higher is the coupling coefficient, the more negative is the phase of the 
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impedance, Z(coi), which means that the higher the oscillation frequency can be 
found. 
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Figure 5.28 Phase noise of the VCO 
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Figure 5.29 A plot of the phase noise against Vctri 
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The simulated phase noise of the oscillator, when Vctri is equal to zero, is plotted 
in Figure 5.28. It is simulated by SpectreRF. At lOOkHz offset from the 1.294GHz 
carrier, the phase noise is found to be -105.8 dBc/Hz and it is -125.6 dBc/Hz for 
600kHz offset from the carrier. Relationship of the phase noise of the oscillator and 
the timing voltage, Vctri, is also investigated. The simulated result is shown in Figure 
5.29. It is obvious that the phase noise of the oscillator is much better when the 
tuning transistors are fully switched on. Phase noise degrades significantly when the 
transistor is completely switched off. 
5.5.1.1 Effect of the Capacitance at the Sources of the 
Cross-Coupled Pairs 
It is observed that the capacitance at the sources of the cross-coupled transistors 
affects the phase noise performance of the oscillator. This can be explained by the 
ISF of the coupling transistor. Current injected into the coupling transistor with a 
capacitor connected in parallel with it will generate only a small phase deviation. The 
reason is that the charge injected into that node, will be stored in the capacitor, 
instead of flowing into the resonator and causing a large phase deviation. 
The schematic of a proposed LC VCO with capacitors connected to the sources 
of the cross-coupled pair is shown in Figure 5.30. The ISF of the coupling transistors 
in this oscillator was simulated. The value of the capacitor, C, is set to lOpF. Figure 
5.31 and Figure 5.32 depicts the results of the ISF, NMF and its overall effective ISF. 
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Figure 5.30 Schematic of a proposed LC VCO with capacitors connected to the sources of the 
cross-coupled pair. 
As shown in Figure 5.31, the amplitude of the ISF of the coupling transistor is 
very small. As a result, the effective ISF is so small that it is negligible. Therefore, 
the contribution of the coupling transistor，with a capacitor connected in parallel with 
it，to the total phase noise is very minute. 
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Figure 5.31 ISF and NMF of a coupling transistor 
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Figure 5.32 Effective ISF of the coupling transistor 
5.6 Modified Version of the Proposed LC 
Quadrature Voltage Controlled 
Oscillator 
The effect of a capacitor in parallel with the coupling transistor used to improve 
the phase noise performance of the oscillator was introduced in the previous section. 
It is used to build another modified version of the LC quadrature VCO so as to 
enhance the phase noise performance. Shunt capacitors of 3.5pF are added. 
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Figure 5.33 Another Version of the proposed LC quadrature VCO 
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Figure 5.34 Phase noise of the VCO 
By using SpectreRF, the lowest phase noise of the VCO achieved is -107.8dBc 
at an offset of lOOkHz. There is a 2 dB improvement when compared to the circuit 
without the capacitors. The relationship of the phase noise to Vctri is investigated. The 
result is plotted in Figure 5.35. 
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Figure 5.35 A plot of the phase noise against Vctri 
It can be seen that the phase noise performance is very good at both ends of the 
tuning range, when the tuning transistor is fully switched on or off. However, it 
degrades in the transition region when the tuning transistor is partly switched on. 
The tuning range of the VCO is also simulated. The result is shown in Figure 
5.36. The simulated tuning range is 1.369GHz ±50/0. The tuning range decreases 
almost by half when compared to the VCO without the capacitor. This demonstrates 
the trade-ofT between phase noise and tuning range. 
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Figure 5 .36 A plot of the osci l la t ion f r e q u e n c y aga ins t V.t^i 
107 
Chapter 5 CMOS LC Quadrature Voltage Controlled Oscillator 
5.7 Conclusion 
A novel CMOS LC quadrature VCO is proposed to deliver low noise quadrature 
signals. Its performance in phase noise is compared in 3 different ways: 
1. By the calculation of the equivalent output noise 
2. By the charge injection simulation approach 
3. By direct computer simulation using SpectreRF 
All these approaches agree and prove that the phase noise performance of the 
proposed VCO is better than the conventional LC quadrature VCO. Moreover, the 
proposed LC quadrature VCO eliminates the biasing transistor at the bottom of the 
LC tank and gives a much simpler structure. This proposed VCO was fabricated. Its 
experimental results will be shown later. 
In additional to this proposed VCO, a modified version of the proposed VCO is 
also introduced. An alternative tuning mechanism is introduced into this VCO. This 
tuning mechanism eliminates the use of the varactors and provides good tuning 
range. 
1 0 8 
Chapter 6 Layout Consideration 
Chapter 6 Layout Consideration 
In this project, all the circuits were fabricated with a 0.6|LI CMOS process (AMS 
CMOS CUP 0.6|i). It is a 3 metal layer process. Figure 6.1 is the cross-section 
diagram in this process. Many issues have to be considered in the course of drawing 
the layout of the circuits, especially when the circuits are designed to operate at very 
high frequency. 
N-MOS P-MOS 
I I I I I I I I I I I I IJ^ I I I _ I M M I I I M I I I I I I I I I I I 11 I I I I I I I I 1 I I I 
— \ r s .TTV^ ^  
...Source .. . .DttA • • • • "PiUa .-Souree-.----.^ ；--
• •• - — - - ••• — ~ • • • 
一 • - - - - . y". . — - — x - 广 • 」 — - - - - - - - • • - - 、 、 — 
一 • . 一 IKS：^I 一 ^ i - y — • • 一 - ~ " — — — - •• - - - -
一…•…•一 -•. ...... ^  .... w -1 、 - - - - ..IT W W I. J^vkl -^ i^lT... “ ••. - •• •. - - - .•一.. ：^；： ；：；：；：：>  - •• - - ：：饿*•_**" ~ ~ 11 -1 
PANM ^ ^ N-VM / 
PSubabaA 
Figure 6.1 Cross-section of wafer in AMS CMOS CUP 0.6fj. Process]? 
6.1 Substrate Contacts 
Many substrate contacts are placed to enclose the regions occupied on-chip 
devices, particularly active devices, like FETs. This is to reduce the substrate 
resistance and to minimize the body effects arising because of non-zero body-source 
voltage. 
109 
Chapter 6 Layout Consideration 
i 命 杀 s u b s t r a t e contacts 
Figure 6.2 Output buffer surrounded by large area of substrate contacts 
6.2 Guard Rings 
Guard rings are used to enclose regions filled up with transistors completely. 
Guard rings are actually substrate contacts connected to ground. They can provide 
isolation by asorbing fluctuations in the substrate voltages. These fluctuations may 
be generated by other devices on the same substrate, especially those digital devices 
undergoing switching all the time. Guard rings are only effective when they are 
placed very close to the transistors and biased by separate, dedicated pins. In this way, 
transistors, which are sensitive to substrate voltages, are electrically isolated from the 
rest of the circuit. 
Figure 6.3 depicts a circuit enclosed by a n-well guard ring. 
縱獵:^y^^ y^：^  —x-n 
III i ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ 1：^ guard ring 
I ^ B p 
I I ^ M I _ I w m 棚 I 
1 
T微微微微縱概概概股观搬祝观概概概概概祝概、概^^ 
Figure 6.3 The layout of a slice of R-2R ladder enclosed by guard ring 
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6.3 Thermal Noise of the Gate 
Interconnect 
The resistive poly gate electrode produces thermal noise. This can be modeled 
as a series resistance at the gate input of the device. When each gate finger is 
contacted at single end, it has an equivalent noise resistance of, 
给 ⑷） 
where 
• Rsh is the sheet resistance of the polysilicon, 
• w is the total gate width of the device, 
• L is the gate width, 
• n is the number of gate fingers. 
If each gate finger is contacted at both ends, the equivalent noise resistance 
becomes, 
Rg-丽 ( 6 .2 ) 
This is one-fourth of that with single-sided contacts. Therefore, interdigitated 
MOSFETs with double-sided contacts are preferred in the layout of this design to 
reduce the thermal noise of the gate interconnect. 
To reduce the gate thermal noise, each of the gate finger of the FETs used is 
fixed to a width of 5|am. The fingers are joined to each other with double-sided 
contacts. 
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6.4 Use of Different Layers of Metal for 
Interconnection 
The layout of large transistors should follow the guidelines introduced above. 
However, to fulfill the above guidelines may require elongated gate wires. Gate wires 
are polyl materials, which are highly resistive. Long gate wires are noisy and have 
large RC constants. Large RC constants are highly undesirable in high frequency 
operations. One solution to shorten gate wires is to use metal one for connecting the 
gates of the transistors and other layers of metal for the drain and source 
interconnection. Figure 6.4 is a FET with 5 gate fingers. Each finger is 5[im with 
double-sided contact. In order to avoid the use of elongated polyl layer, 2 layers of 
metal are used to do the interconnection. 
Figure 6.4 Interdigitated FET with 5 fingers using different layers of interconnection 
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6.5 Slicing of Transistors38 
Coupling noise may sometimes be sensitive to analog circuits, particularly those 
operating at very high frequency. In order to protect these sensitive circuits against 
coupling noise, substrate contacts must be placed close to all parts of a transistor. 
When large transistors are used, they are usually split into numerous fingers. It may 
be difficult to fulfill the above condition in such long layout structure. A solution is 
to slice these large transistors into rows of parallel transistors. Substrate contacts can 
then be inserted between these rows. Figure 6.5 is the layout of part of the varactor 
used in the LC tank voltage controlled oscillator. Note that the transistor is split into 
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6.6 Width of Interconnecting Wires and 
Numbers of Vias 
High drain current may pass through the transistors, especially in the start-up of 
the oscillation. The values of the high drain current may exceed the maximum 
current allowed to pass through the metal wires specified in the design rules. For 
example, the maximum current densities allowed for metal 3 is 1.3 mA/|Lim and 
0.5mA/via for the via connecting metal 1 to metal 2. It is mentioned in one of the 
design rules that the peak AC-current densities must not exceed 10 times the 
specified DC-value. Hence, the widths of the interconnects and the number of vias 
connecting different layers of metal, which are likely to experience high drain 
currents, have to be increased. Metal wires connecting rows of parallel transistors, 
mentioned previously, are most susceptible to this problem. 
6.7 Matching of Devices 
The matching of devices is a crucial issue especially in some circuits like the 
differential amplifier. In order to minimize the effects of mismatch due to oxide 
gradients and other process variations, special layout techniques are practiced. 
Common-centroid layout^^ is used in this project for the differential amplifier used 
in the operational amplifier and the cross-coupled pair used in the LC oscillators. As 
an example, the common-centroid layout for the differential pair is shown below. 
Figure 6.7 shows the placement of the transistors Mi and M2. Each transistor is split 
into 4 parts, intertwining with each other in order to be completely symmetrical 
about the centroid. 
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Figure 6.6 The differential pair of a differential amplifier 
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Figure 6.7 Common-centroid layout of the Figure 6.8 Exact layout of the differential pair 
differential pair 
6.8 Die Micrographs of the Prototypes of 
the Oscillators 
Figure 6.9, Figure 6.10, Figure 6.11 and Figure 6.12 depict the die micrographs of an 
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ILO, a digital-to-analog converter, an LC differential VCO and an LC quadrature 
VCO. 
^PPl 
h i : 置 、 淘 i n 





aP" • « 4 » < < < > . * .»..< « > * - •"！W 
Figure 6.10 Micrograph of a digital-to-analog-converter 
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Figure 6.11 Micrograph of a LC differential oscillator 
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Figure 6.12 Micrograph of a LC quadrature oscillator 
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7.1 Methodology 
All the circuits in this project are implemented by a triple-metal 0.6|im CMOS 
process (AMS CUP 0.6|Lim). These circuits are designed to be measured by a probe 
station. Therefore, the outputs of these circuits are connected to on-chip probe pads, 
with spacing of 150|am, as shown in Figure 7.1. These pads are to be probed by 




Figure 7.1 A set of ground-signal-ground probe pad 
The parasitic resistance and capacitance introduced by the probe pad and the 
50Q loading of the testing instruments is very disastrous to the device under test. It 
shifts the frequency of the oscillators and may even hinder the start-up of the 
oscillation. In order to minimize the effect of the probe pad, open-drain buffer, as 
shown in Figure 7.2, is inserted between the output of the circuit and the probe pad. 
The buffer is biased by connecting the output of the buffer to a bias-T. The size of the 
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open-drain buffer is selected so that the lowest output voltage generated by the 
oscillator can ensure a sufficient power for driving the output loads. 
V �o u t 
o 
V h m 
Figure 7.2 Open-drain buffer 
However, when the experimental results were taken, the probe station was still 
not available. As an alternative, the chips are tested by using the wire-bonding 
method. The chips are attached to an evaluation board. The inputs and outputs of the 
chips are bonded manually to the evaluation boards by a ball bonder (K&S Model 
4124). 
7.2 Evaluation Board 
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Figure 7.3 A generic PCB for measurement 
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The evaluation board is a double-sided FR4 PCB. Figure 7.3 shows the layout 
of one side of the PCB. The other side is used as the ground plane. Vias are drilled to 
connect the ground areas on both sides together. 
Transmission line effect can be ignored on chip since the rise or fall time of the 
input signal is larger than the time-of-flight of the signal in the wire on chip^o. 
However, for wires on the PCB, the transmission line effect is not negligible since 
the time-of-flight of the signal in these wires is much larger due to the tremendous 
increase in length of these wires. By considering the transmission line effect, 50Q 
microstrip lines are designed on the evaluation board to transmit RF input and output 
signals. The width of the microstrip lines is chosen to be 1.6mm to provide the 
maximum power transfer to the testing instruments at frequency around 1.5GHz. One 
end of the microstrip line is connected to the RF input or output signals of the chip 
and the other end is attached to a SMA connector which is used for cable connection. 
Areas are left on the evaluation board for placing RF chokes, decoupling 
capacitors, bias-Ts and DC blocking capacitors. RF choke provides high impedance 
to high frequency signals and low impedance to DC signals. It is used to achieve the 
proper DC biasing of the on-chip devices. Surface-mount chip inductor of lOOnH is 
used as RF choke in this project. Decoupling capacitor is added to every DC voltage 
source applied to the oscillator on the chip. By combining with the inductance of the 
board wire, it forms a low-pass filter, which filters away the high-frequency noise 
component of the voltage source, as shown in Figure 7.4. It ensures that the phase 
noise of the oscillator is not degraded by the up-converted noise from the voltage 
source. Surface-mount chip capacitor of lOO i^F is used as the decoupling capacitor in 
this project. 
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Figure 7.4 Action of the decoupling capacitor 
Bias-T is used to provide the DC bias necessary to the output buffer. It is built 
by connecting a surface-mount capacitor and inductor, as shown in Figure 7.5. The 
DC signal from the DC source is only allowed to pass from the DC port to the RFi 
port. Extra DC blocking capacitor is placed on the evaluation board to protect the 
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Figure 7.5 A bias-T 
The chip under test is attached to the evaluation board with conductive silver 
epoxy. Gold bondwires are used as the interconnection between the chip and the 
evaluation board. The ground pads are bonded directly to the metal base, on which 
the bare die is attached, and connected to ground on the evaluation board, as shown 
in Figure 7.6. The supply and other input or output signal pads are attached to 
different wires drawn on the evaluation board. Figure 7.7 is the exact evaluation 
board with a bare die, all the off-chip passive components attached and SMA 
connectors connected at the ends of the micro strip lines. As a rule of thumb, the 
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typical value of inductance of bondwire is about InH/mm. Thus, it is crucial to keep 
the bondwires as short as possible in order to minimize the inductance associated 





Figure 1.6 Bare die attached to the evaluation board 
I. 
Figure 7.7 One of the prototypes on an actual evaluation board with die and all components attached 
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7.3 Measurement Setup 
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Figure 7.8 A complete measurement setup 
Figure 7.8 depicts the graphical representation of the setup used to take the 
experimental results. HP 4396A is a frequency analyzer. It is used to take the 
frequency spectrum of the prototypes of the oscillators. 4352B is a VCO/PLL signal 
analyzer. It is used to measure the phase noise performance of the prototypes of the 
oscillators. Plots of phase noise characteristics versus offset frequency of the 
oscillators can be automatically obtained by using this equipment. In this project, the 
offset frequency is set to start from lOkHz to lOMHz. 
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Figure 7.9 Setup for the measurement of the output frequency spectrum 
Figure 7.10 Setup for the measurement of phase noise 
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7.4 Experimental Results 
7.4.1 CMOS Injection Locked Oscillator 
7.4.1.1 Output Spectrum 
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Figure 7.11 Measured output frequency spectrum of the ILO 
Figure 7.11 shows the measured output spectrum of an ILO. The ILO is biased 
to have an output frequency of 861.7MHz. The output power delivered 
is -0.789dBm. 
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7.4.1.2 Tuning Characteristics 
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Figure 7.12 Measured and simulated results of the tuning characteristics 
Figure 7.12 shows the measured and simulated tuning characteristics of the 
injection locked oscillator. The measured tuning range of the ILO starts from 
231.2MHz to 922MHz with a supply voltage of 3.3V. The simulated tuning range is 
between 428MHZ to 1.131GHz in the same range of timing voltage. The shift in the 
center output frequency of the ILO can be explained by unpredictable parasitic 
capacitance, which increases the delays of each stage of the ILO. 
There is one more difference between the simulation and the measurement 
results. The curve of the simulated output frequency is quite linear over the whole 
tuning range，whereas the measured output frequency is linear starting from 1.3V to 
2.1V. The average measured tuning sensitivity of the ILO is 495MHz/V. However, 
for tuning voltage smaller than 1.3 V, the measured tuning sensitivity increases 
significantly. Phase Noise 
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Figure 7.13 Measured phase noise 
Figure 7.13 depicts the phase noise performance of the ILO. The measured 
phase noise of the ILO is —103.3 with an offset frequency of IMHz from the carrier 
at 922MHz. This is smaller than the post-layout simulation result. The simulated 
phase noise is -99.48dBc/Hz with an offset frequency of IMHz from the carrier at 
1.131GHz. 
7.4.1.4 Sensitivity to Supply Voltage 
Measured Sensitivity to Supply Voltage 
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Figure 7.14 Measured sensitivity to supply voltage 
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Figure 7.14 shows the sensitivity of an ILO to the supply voltage. The output 
frequency of the ILO rises linearly when the supply voltage increases. The delays of 
the inverters and the comparator in the ILO are inversely proportional to the current 
passing through them. Consequently, when the supply voltage increases, their delays 
drop and the output frequency increases. 
7.4.1.5 Power Consumption 
The measured power consumption of the ILO operating at 922MHz with a 
supply voltage of 3.3V is 20.44mW, whereas the simulated one is 25mW. There is 
only around 4.5mW difference between the measurement and the simulation. 
7.4.2 LC Differential Voltage Controlled Oscillator 
7.4.2.1 Output Spectrum 
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Figure 7.15 Measured output frequency spectrum of the LC differential VCO 
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Figure 7.15 shows the measured output frequency spectrum of an LC 
differential VCO. The VCO is biased to deliver an output power of 1.562dBm at a 
frequency of 1.447GHz. 
7,4.2.2 Tuning Characteristics 
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Figure 7.16 Measured tuning characteristic 
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Figure 7.16 illustrates the measured tuning characteristic of an LC differential 
VCO. It is worth noting that the curve is steepest and most linear in the middle of the 
tuning range and it levels off at both ends. This is the result of the varactors being 
driven into the deep accumulation and deep inversion region. The measured tuning 
range starts from 1.51GHz to 1.612GHz，whereas the simulated tuning range starts 
from 1.821GHz to 1.927GHz. The frequency difference in the simulation and 
experimental results is very close. However, there is a shift in frequency of around 
300MHz. This may be due to unpredicted parasitic capacitance. 
The measured tuning sensitivity is shown in Figure 7.17. The maximum 
sensitivity appears from around 0.7V to IV. The average tuning sensitivity between 
0.4V to 1.2V is 106.25MHz/V. 
The digital block, which is composed of a R-2R ladder digital-to-analog 
converter, was also tested. However, its output is very unstable and is not suitable for 
tuning the frequency of the ILO. The most possible reason lies in the operational 
amplifier. For the sake of simplicity, the operational amplifier is composed of a 
2-stage amplifier. No compensation network is added. It has acceptable phase margin 
during simulation. However, in practice, its stability is significantly deteriorated by 
parasitics. Eventually, no stable output is obtained. 
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7.4.2.3 Phase Noise 
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Figure 7.18 Measured phase noise 
Figure 7.18 depicts the measured phase noise of an LC differential VCO. 10 sets 
of data are recorded and averaged. The measured phase noise is —101.92 dBc/Hz 
and -120.44 dBc/Hz at an offset of lOOkHz and 600kHz respectively. The frequency 
of the carrier is 1.51 OGHz. 
7.4.2.4 Sensitivity to Supply Voltage 
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Figure 7.19 Measured sensitivity to supply voltage 
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The output frequency of an LC tank oscillator should be independent of the 
supply voltage since the output frequency depends on the values of the inductor and 
the capacitor. However, for the LC voltage controlled oscillator in this project, the 
value of the capacitor is determined by the varactor, which is sensitive to the voltage 
across it. In this case, the average capacitance, provided by the varactor, increases as 
a result of the increasing supply voltage. Thus, the output frequency decreases with 
an increase in supply voltage. 
7.4.2,5 Power Consumption 
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Figure 7.20 Measured power consumption against supply voltage 
Figure 7.20 shows the measured power consumption of an LC differential VCO 
against the supply voltage. The minimum power consumed is 13.35mW and it 
increases with the supply voltage. 
7.4.3 LC Quadrature Voltage Controlled Oscillator 
Since the idea of the alternative tuning mechanism came after the last chip in 
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the fabrication schedule was submitted, only the LC quadrature oscillator with 
the varactors was fabricated. Its experimental results are shown below. 
7.4.3.1 Output Spectrum 
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Figure 7.21 Measured output frequency spectrum of a LC quadrature VCO 
Figure 7.21 shows the measured output frequency spectrum of an LC quadrature 
VCO. The VCO is biased to deliver an output power of -2.278 dBm at a frequency 
of 1.515GHz. 
7.4.3.2 Tuning Characteristics 
The LC quadrature VCO fails to be tuned by varying the tuning voltage 
controlling the varactors. The reason may be that the total parasitic capacitance 
contributed by the coupling transistors, the cross-coupled pair and the output buffer 
is too large that the variable portion of the equivalent capacitance in the LC tank is so 
small to lead to a change in the output frequency. In order to correct this problem, 
varactors with larger size should be used and parasitic capacitance should be 
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minimized when drawing the layout of the oscillator. 
7.4.3.3 Phase Noise 
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Figure 7.22 Measured phase noise with 2 different supply voltages 
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Figure 7.23 Phase noise at an offset frequency of lOOkHz against supply voltage 
Figure 7.22 shows the measured phase noise of the proposed LC quadrature 
VCO for 2 different supply voltages. Similar to the case of LC differential VCO, 10 
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sets of data are collected and averaged. With a supply voltage of 2V, the phase noise 
of the quadrature VCO is -102.07 dBc/Hz and —120.87 dBc/Hz at an offset 
frequency of lOOkHz and 600kHz respectively. This is around 2 dB lower than that 
required by DCS-1800. 
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Figure 7.24 A comparison of the simulated, calculated and the measured phase noise 
Since the measured center frequency of the proposed oscillator shifts to a lower 
value, the simulation and calculation of the phase noise of the proposed oscillator is 
implemented again with additional parasitic capacitors connected at the output nodes 
so that the simulated center frequency is the same as the measured one. A comparison 
of the simulated, calculated and the measured phase noise from an offset frequency 
of lOOkHz to IMHz is shown in Figure 7.24. The simulated and calculated phase 
noise at an offset frequency of 600kHz is -119.9dBc and -121.4dBc respectively. 
The simulated phase noise is around IdB higher than the measured value and the 
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calculated phase noise is around 0.5 dB lower than the measured value. The 
experimental result is quite close to both the simulation and calculation results. 
When the supply voltage increases to 2.9V, its phase noise drops significantly. 
Its phase noise is -105.77 dBc/Hz and -125.35 dBc/Hz at an offset frequency of 
lOOkHz and 600kHz respectively. The difference is much more significant when 
phase noise at larger offset frequency is examined. The phase noise at an offset of 
IMHz and 3MHz is -128.75 dBc/Hz and -137.09 dBc/Hz. 
A plot of phase noise at an offset of lOOkHz against the supply voltage is shown 
in Figure 7.23. The phase noise performance of the oscillator is almost constant when 
the supply voltage varies between 2V to 2.6V. When the supply voltage is larger than 
2.6V, the phase noise decreases. The smallest phase noise, which is —107.14 dBc/Hz, 
can be obtained when the supply voltage is equal to 3V. 
7.4,3.4 Amplitude and Phase Matching 
The high-frequency outputs make it difficult to measure directly the amplitude 
and phase mismatches of the LC quadrature oscillator. An alternative can be used, 
instead，to measure the mismatches. This alternative is to integrate an upconversion 
mixer on the same chip with the quadrature oscillator. Low-frequency baseband 
quadrature signals {BB-I , BB-Q , BB — I , BB-Q) and the high-frequency 
quadrature outputs of the oscillator ( LO -1, LO - Q, LO -1, LO - g ) are input into 
the mixer. The baseband signals are then upconverted by the outputs of the 
quadrature oscillator. The mixer only selects one sideband and rejects the other. By 
assuming that the low-frequency baseband signals are exactly quadrature and 
observing the relative rejection of the unwanted signal, the mismatches of the 
quadrature oscillator can be measured. However, in this project, the mixer is not 
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integrated onto the chip when the LC quadrature oscillator is fabricated. Thus, no 
data for the phase and amplitude mismatches is available so far. 
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Figure 7.25 Upconversion mixer 
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Figure 7.26 Measured sensitivity to supply voltage 
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The simulated minimum supply voltage for oscillation is only IV, which 
corresponds to a total power consumption of 4.28mW. However, the measured 
minimum supply voltage for start-up of oscillation increases to 1.8V, which 
corresponds to a total power consumption of 40.79mW. One of the possible reasons 
is the impredicted substrate loss in the spiral inductor. As a result, the equivalent 
series resistance of the inductor increases. This also raises the minimum supply 
voltage required for the negative transconductance to compensate this loss. 
Another possible reason may be the unexpected decrease in the negative 
transconductance of the cross-coupled pair. As shown in Chapter 5, the negative 
transconductance used to compensate the loss of the LC tank is， 
广 1 , „ 1 、 
CJ = r 7 1) 
m 1 • D \ ' J 
It is dependent on the value of the resistance R associated with the coupling 
transistors. When the value of the resistance R increases, \Gm\ decreases. Eventually, 
higher supply voltage is required to inject into the coupling transistor in order to 
reduce its equivalent resistance seen at the drain of the coupling transistor. This may 
be the reason why higher supply voltage is required for start-up of oscillation. 
Figure 7.26 shows the sensitivity of an LC quadrature VCO to the supply 
voltage. Again, the output frequency of the quadrature VCO decreases slightly with 
an increase in the supply voltage. This is similar to that of the LC differential VCO. 
This indicates that the average capacitance provided by the varactor drops as the 
supply voltage increases. Yet, in this case, the variation of the output frequency due 
to the change in the supply voltage is minute. This implies that the capacitance of the 
varactor is not very sensitive to the supply voltage. This also explains why the output 
frequency of the VCO can hardly be tuned by the tuning voltage. 
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7.4.3.6 Power Consumption 
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Figure 7.27 Power consumption against supply voltage 
Figure 7.27 shows the measured power consumption of the VCO against its 
supply voltage. The minimum power consumption of around 40mW is achieved with 
a supply voltage of 1.8V. As mentioned above, there is a great improvement in phase 
noise at larger supply voltage. However, as shown in Figure 7.27, the power 
consumption also increases. This is a tradeoff between power consumption and phase 
noise of an oscillator. 
7.5 Summary of Performance 
The performance of the ILO, the LC differential VCO and the LC quadrature 
VCO is summarized in Table 7.1, Table 7.2 and Table 7.3. 
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Experimental Result 
V s u p p l y ( V ) 3 . 3 
Power (mW) 20.44 
Tuning Range (GHz) 0.2312-0.922 
Tuning Sensitivity (MHz/V) 495 
Phase Noise @lMHz(dBc/Hz) -103.3 
Table 7.1 Summary of performance of the ILO 
Experimental Result 
Vsupply(V) 1.3 
Power (mW) 13.35 
Tuning Range (GHz) 1.51-1.612 
Tuning Sensitivity (MHz/V) 106.25 
Phase Noise @100kHz (dBc/Hz) -101.92 
Table 7.2 Summary of performance of the LC differential VCO 
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Experimental Result 
V s u p p l y ( V ) 2 2 . 9 
Power (mW) 57.96 163.56 
Operating Frequency (GHz) 1.514 1.504 
Phase Noise @ 100kHz(dBc/Hz) -102.07 -105.77 
Phase Noise @ 600kHz(dBc/Hz) -120.87 -125.35 
Phase Noise @ IMHz (dBc/Hz) -125.19 -128.75 
Phase Noise @ 3MHz (dBc/Hz) -128.74 -137.09 
Table 7.3 Summary of performance of the LC quadrature VCO 
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8.1 Contribution 
This thesis presents the design of Giga-Hertz voltage controlled oscillators. 
Three prototypes of VCO were designed and successfully implemented. They are 
fabricated in low-cost commercial CMOS 0.6|im process. The first one is an 
injection locked oscillator. It operates with a supply voltage of 3.3V and provides a 
very wide tuning range, starting from 231 MHz to 922MHz. It has a tuning sensitivity 
of 495MHz/V. The power consumed by the ILO is 20.44mW and its phase noise 
is -103.3dBc/Hz at an offset frequency of IMHz. 
The second oscillator is an LC differential VCO. It can operate at a supply 
voltage as low as 1.3V. The power consumed is only 13.35mW. The output frequency 
ranges from 1.51GHz to 1.612GHz. The tuning sensitivity is 106.25MHz/V. The 
phase noise achieved is -101.92dBc/Hz at an offset of lOOkHz. 
The third oscillator is an LC quadrature VCO. Quadrature signals with the same 
frequency are available at the output of this VCO, as its name implies. By using the 
cross-coupled pair as the isolation for the coupling transistors, it is shown by various 
analyses that this VCO has phase noise lower than conventional quadrature VCO. 
However, due to parasitic capacitance, this oscillator fails to be tuned. It can operate 
with a supply voltage starting from 1.8V to 3V. At 2V, its phase noise 
is -120.87dBc/Hz at an offset of 600kHz from a carrier of 1.514GHz. This is around 
2dB lower than that required by DCS-1800. Its power consumption is 57.96mW. For 
a supply voltage of 2.9V，its phase noise can be further lowered to -125.35 dBc/Hz. 
Yet, the power consumption is raised to 163.56mW. 
All these oscillators demonstrates the feasibility of the implementation of 
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Giga-Hertz oscillators with good performance in low-cost commercial CMOS 
technology. 
8.2 Further Development 
Since there is insufficient data for Giga-Hertz oscillators in the CMOS 
technology, large safety margin is used in the course of the design of the above 
VCOs. Relatively smaller spiral inductors are used to ensure higher quality factor. 
Varactors of relatively smaller size are used to guarantee that the phase noise 
performance of the oscillators is not severely deteriorated. Cross-coupled pairs used 
to provide more negative transconductance to the LC tanks are designed. This 
ensures the start-up of oscillation. However, all these action may degrade the 
performance of the oscillators in different aspects, such as its power consumption 
and tuning range. Hence, there is still room for improvement in the performance of 
the oscillators. Their performance can be enhanced in designs with smaller safety 
margin, or, more precisely speaking, with optimum parameters. Further research can 
be done on optimizing the oscillators. 
The technology used in this project is a triple-metal, 0.6|Lim CMOS process. 
Processes with shorter gate length, e.g., 0.13|Lim process, are now commercially 
available. Scaling down of device sizes and better noise performance can be achieved 
in these processes. Moreover, another important feature of these processes is the 
increase in the number of metal layers. More efficient routing of the circuits can be 
achieved. This reduces the parasitic capacitance hazardous to the performance of the 
oscillators. Most important of all, the distance between the top metal layer to the 
substrate is increased in these processes and this reduces substrate loss of the 
inductors. Consequently, inductors with better quality factor will be available. 
Further work can be done on fabricating VCOs with better processes so as to 
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enhance the performance of these VCOs. 
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9.1 Circuit Transformation 
Figure 9.1 Series and parallel LR network 
The series LR network can be transformed to its equivalent shunt network, as shown 
in Figure 9.1. The transformation can be started by using the fact that the total 
impedance of the series and the shunt circuit is the same. As a result, 
j(o,Ls+Rs={j(D,Lp\Rp 
J � o L p f Rp + 风 L p R l (9 .1 ) 
For 2 = i = 丛 ， 
(9 .2 ) 
L p = L s ^ ^ = L s (9 .3 ) 
V y y 
Similar results can be deduced for the RC Network. 
(9 .4 ) 
f 0' ^ 
= (9.5) 
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9.2 Derivation of the Inductor Model with 
PGS 
Cs 
Pi L Rs P2 
n > ~ i ^ - r n m — — / \ / \ / v _ h i _ o 
4 = C C 4： ox ox 
5 
9.2.1 Inductance, L 
It is calculated by ASITIC. It depends only on the geometrical parameters of an spiral 
inductor, such as its turn spacing, width and number of turns. 
9.2.2 Series Resistance, Rs 
一 I 
= 7 7 ^ 
丄 ] (9.6) awS \-e s 
V V ) ) 
where 
• I is inductor length 
• vv is the turn width 
• cr is the conductivity 
• t is the turn thickness 
• 5 is the skin depth 
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9.2.3 Series Capacitance 
( 9 . 7 ) 
t 
9.2.4 Shunt Oxide Capacitance 
C r.o. ^ox - 2 , ( ) 
ox,poly 
These values can be obtained by using the following Matlab code: 
dear all; 
%input parameters 
n=2.75; %numberof turns 
freq=1.5e9; %operating frequency 
dout=254.9e-6; %outer diameter 
din=177e-6; %inner diameter 
w=12e-6; %turn width 
s=1.5e-6; %spacing 
%structure parameters 
t=940e-9; %turn thickness 
rshm3=40e-3; �/ometal 3 sheet resistance 
toxpo=(650+940+650+720+650)*1e-9; %oxide thickness between metal 3 and poly 
toxm23=650e-9; %oxide thickness between metal 2 and 3 




omega=2*pi*freq; %angular frequency 
u=4e-7*pi; %magneic permeability of free space 
skin=(2/(omega*u*cond))'^0.5; %skin depth 
ind=((1.66e-3)*((dout*1 e6)A(-1.33))*((w*1 e6)^(-0.125))*((davg*1 e6)^2.5)*(n^1.83)*((s*1 e6)八(-
0.022)))*1e-9; %inductance 
rs=l/(cond*w*skin*(1-exp(-t/skin))); %senes resistance 
cox=eox*l*w/(2*toxpo); %shunt oxide capacitance 
cs=(eox*n*w^2)/toxm23; %series capacitance  
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9.3 Calculation of Phase Noise Using the 
Linear Time Variant Model 
The following Matlab Code is used to calculate the phase noise of an LC oscillator 












gm 一 c r o s s = l o a d ( 丨 gm 一 c r o s s i .dat') 
%another half of the oscillator 
tdJnd2=load('pdJnd2.dat'); 
td 一 cross2=load (' pd 一 cross2. d af); 
td_couple2=load('pd_couple2.dat'); 
gm 一 c o u p l e 2 = l o a d ( ’ g m 一 c o u p l e 2 . d a t ' ) 
gm 一 c r o s s 2 = l o a d ( _ g m 一 c r o s s 2 . d a t ' ) 
%converting to phase shift and isf 
pdJnd=2*pi*tdJnd/period; 
isfjnd=c*v*pdjnd/deltaq; 
pd 一 c r o s s = 2 * p j * t d 一 c r o s s / p e r i o d ； 
isf一 cross=c*v*pd 一 c r o s s / d e l t a q ; 







%another half of the oscillator 
pd_ind2=2*pi*td_ind2/period; 
jsf_ind2=c*v*pd」nd2/deltaq; 
pd 一 c r o s s 2 = 2 * p i * t d _ c r o s s 2 / p e r i o d ; 
isf_cross2=c*v*pd_cross2/deltaq; 
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%nmf and effective isf 
nmf一cross 一 t e m p = g m _ c r o s s / m a x ( g m 一 cross(:，2)); %normaIization 
nmf一cross=nmf一 cross 一 t e m p ( :， 2 ) , 0 . 5 ; 
effisT_cross=isf_cross(:,2).*nmf_cross; 
nmf一couple 一 t e m p = g m 一 couple/max(gm 一 couple(:，2)); %normalization 
n mf_couple=n mf一cou pTe 一 t e m p(: ’ 2).八 0.5; 
effisT_coupIe=isf_couple(:,2).*nmf_couple; 
%another half of the oscillator 
n mf_cross_tem p2=g m_cross2/max(g m_cross2 (:, 2)); %nornnalization 
n mf_cross2=n mf_cross」emp2 (: ’ 2).八0 • 5; 
effisT_cross2=isf_cross^(:,2).*nmf_cross2; 
nmf_coupIe_temp2=gm_couple2/max(gm_couple2(:,2)); %normalization 
n mf_couple2=n mf一 cou pTe 一 tem p2(: ,2).^ 0.5; 
effisT_couple2=isf_couple2(:,2).*nmf_couple2; 
o/osquare of rms values 
rms2jnd=mean(isfjnd(:’2)•八 2) 
rms2 一 eff一cross=mean(effisf一 cross.八 2) 
rms2_eff_couple=mean(effisf_couple.^2) 
%another half of the oscillator 
rms2 Jnd2=mean(isfJnd2(: ’2)•八 2) 
rms2 一 e f f 一 cross2=mean(effisf一 cross2.八 2) 






%another half of the oscillator 
noise_ind2=4*30Cn.38e-23*rms2_ind2*rs/(L*omega)八 2; 
noise_var2=4*300*1.38e-23*rms2Jnd2*omega*cvar/qvar; 
noise:cross2=4*30Cri.38e-23*(2/iWms2 一 eff_cross2*max(gm 一 cross2(:，2)); 
noise_couple2=4*300*1.38e-23*(2/3)*rms2_eff_couple2*max(gm_couple2(:,2)); 




Chapter 9 Appendix 
for i=1:101 一 
foff(i)=10A(5+(i-1)/100); 
end 
PNJsf=(2*L)A2*omega 八 4*(noise 一 c r o s s / 2 + n o i s e 一 c o u p l e / 2 + 2 * n o i s e J n d + 2 * n o i s e 一 v a r + n o i s e _ 




grid on;  
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